5秒后页面跳转
70V05L35PFGI PDF预览

70V05L35PFGI

更新时间: 2024-09-24 14:46:55
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
22页 156K
描述
Dual-Port SRAM, 8KX8, 35ns, CMOS, PQFP64, TQFP-64

70V05L35PFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.29
最长访问时间:35 nsJESD-30 代码:S-PQFP-G64
JESD-609代码:e3长度:14 mm
内存密度:65536 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:64
字数:8192 words字数代码:8000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8KX8
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

70V05L35PFGI 数据手册

 浏览型号70V05L35PFGI的Datasheet PDF文件第2页浏览型号70V05L35PFGI的Datasheet PDF文件第3页浏览型号70V05L35PFGI的Datasheet PDF文件第4页浏览型号70V05L35PFGI的Datasheet PDF文件第5页浏览型号70V05L35PFGI的Datasheet PDF文件第6页浏览型号70V05L35PFGI的Datasheet PDF文件第7页 
IDT70V05S/L  
HIGH-SPEED 3.3V  
8K x 8 DUAL-PORT  
STATIC RAM  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
one device  
M/S = VIH for BUSY output flag on Master  
M/S = VIL for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Commercial: 15/20/25/35/55ns (max.)  
Industrial:20ns (max.)  
Low-power operation  
Full on-chip hardware support of semaphore signaling  
between ports  
IDT70V05S  
Active:400mW(typ.)  
Standby: 3.3mW (typ.)  
IDT70V05L  
Fully asynchronous operation from either port  
TTL-compatible, single 3.3V (±0.3V) power supply  
Available in 68-pin PGA and PLCC, and a 64-pin TQFP  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Active:380mW(typ.)  
Standby: 660µW (typ.)  
IDT70V05 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
Green parts available, see ordering information  
Functional Block Diagram  
OEL  
OER  
CE  
L
CE  
R/W  
R
R/W  
L
R
,
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
Control  
I/O  
Control  
(1,2)  
L
(1,2)  
R
BUSY  
BUSY  
A
12L  
A
12R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
L
L
CE  
OE  
R/W  
R
R
R
R/W  
L
SEM  
L
SEM  
R
M/S  
(2)  
(2)  
INTL  
INTR  
2942 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
OCTOBER 2008  
1
DSC 2941/9  
©2008IntegratedDeviceTechnology,Inc.  

与70V05L35PFGI相关器件

型号 品牌 获取价格 描述 数据表
70V05L35PFGI8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55G IDT

获取价格

PGA-68, Tray
70V05L55GG IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55GG8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55GGI IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55GGI8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55J8 IDT

获取价格

PLCC-68, Reel
70V05L55JG IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55JG8 IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
70V05L55JGI IDT

获取价格

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM