Datasheet > 5AGXMB7H4F35C5N

5AGXMB7H4F35C5N

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
英特尔 - INTEL		栅
页数	文件大小	规格书
122页	2542K
描述
Field Programmable Gate Array, 622MHz, PBGA1152, ROHS COMPLIANT, FBGA-1152

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

5AGXMB7H4F35C5N 数据手册

Page 6

Electrical Characteristics

Table 5 lists the steady-state voltage and current values expected from Arria V

system-on-a-chip (SoC) devices with ARM^®-based hard processor system (HPS).

Power supply ramps must all be strictly monotonic, without plateaus.

Table 5. HPS Power Supply Operating Conditions for Arria V SX and ST Devices ⁽¹⁾

Symbol

V_{CC_HPS}

Description

Minimum

1.07

Typical

1.1

3.3

3.0

2.5

3.3

3.0

2.5

1.8

1.5

1.35

1.2

3.3

3.0

2.5

1.8

2.5

Maximum

1.13

Unit

HPS Core voltage and periphery circuitry power supply

HPS I/O pre-driver (3.3 V) power supply

HPS I/O pre-driver (3.0 V) power supply

HPS I/O pre-driver (2.5 V) power supply

HPS I/O buffers (3.3 V) power supply

HPS I/O buffers (3.0 V) power supply

HPS I/O buffers (2.5 V) power supply

HPS I/O buffers (1.8 V) power supply

HPS I/O buffers (1.5 V) power supply

3.135

2.85

3.465

3.15

(2)

V_{CCPD_HPS}

2.375

3.135

2.85

2.625

3.465

3.15

2.375

1.71

2.625

1.89

V_{CCIO_HPS}

1.425

1.283

1.14

1.575

1.418

1.26

(3)

HPS I/O buffers (1.35 V) power supply

HPS I/O buffers (1.2 V) power supply

HPS reset and clock input pins (3.3 V) power supply

HPS reset and clock input pins (3.0 V) power supply

HPS reset and clock input pins (2.5 V) power supply

HPS reset and clock input pins (1.8 V) power supply

HPS PLL analog voltage regulator power supply

3.135

2.85

3.465

3.15

V_{CCRSTCLK_HPS}

2.375

1.71

2.625

1.89

V_{CCPLL_HPS}

2.375

2.625

V_{CC_AUX_SHARED}HPS and FPGA shared auxiliary power supply

Notes to Table 5:

(1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

(2) V_{CCPD_HPS}must be 2.5 V when V_{CCIO_HPS}is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS}must be 3.0 V when V_{CCIO_HPS}is 3.0 V. V_{CCPD_HPS}must be 3.3 V when

_{CCIO_HPS}is 3.3 V.

(3) V_{CCIO_HPS}1.35 V is supported for HPS row I/O bank only.

Arria V GX, GT, SX, and ST Device Datasheet

December 2013 Altera Corporation

1...3 4 567 8 9...122

下载PDF

与5AGXMB7H4F35C5N相关器件

型号	品牌	描述	获取价格	数据表
5AGXMB7H6F35I3	INTEL	Field Programmable Gate Array, 670MHz, PBGA1152, FBGA-1152	获取价格
5AGXMB7K4F40C5N	INTEL	Field Programmable Gate Array, 622MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517	获取价格
5AGXMB7K6F40C5	INTEL	Field Programmable Gate Array, 622MHz, PBGA1517, FBGA-1517	获取价格
5AGXMB7K6F40I3	INTEL	Field Programmable Gate Array, 670MHz, PBGA1517, FBGA-1517	获取价格
5AGXMD3D427C4N	ALTERA	Arria V Device Handbook	获取价格
5AGXMD3D427I4N	ALTERA	Arria V Device Handbook	获取价格