5秒后页面跳转
5962-9201301MEA PDF预览

5962-9201301MEA

更新时间: 2024-01-04 01:37:47
品牌 Logo 应用领域
亚德诺 - ADI 采样保持电路放大器放大器电路信息通信管理
页数 文件大小 规格书
8页 265K
描述
Four-Channel Sample-and-Hold Amplifier

5962-9201301MEA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.33.00.01风险等级:5.78
Is Samacsys:N最长采集时间:1 µs
放大器类型:SAMPLE AND HOLD CIRCUIT最大模拟输入电压:5 V
最小模拟输入电压:-5 V最大下降率:1 V/s
JESD-30 代码:R-GDIP-T16负供电电压上限:-15 V
标称负供电电压 (Vsup):-12 V功能数量:4
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE认证状态:Qualified
采样并保持/跟踪并保持:SAMPLE筛选级别:MIL-PRF-38535
子类别:Sample and Hold Circuit供电电压上限:15 V
标称供电电压 (Vsup):12 V表面贴装:NO
温度等级:MILITARY端子形式:THROUGH-HOLE
端子位置:DUALBase Number Matches:1

5962-9201301MEA 数据手册

 浏览型号5962-9201301MEA的Datasheet PDF文件第2页浏览型号5962-9201301MEA的Datasheet PDF文件第3页浏览型号5962-9201301MEA的Datasheet PDF文件第4页浏览型号5962-9201301MEA的Datasheet PDF文件第6页浏览型号5962-9201301MEA的Datasheet PDF文件第7页浏览型号5962-9201301MEA的Datasheet PDF文件第8页 
AD684  
DEFINITIONS OF SPECIFICATIONS  
Tracking Mode Offset — The difference between the input  
and output signals when the SHA is in the track mode.  
Acquisition Time — The length of time that the SHA must  
remain in the sample mode in order to acquire a full-scale input  
step to a given level of accuracy.  
Nonlinearity — The deviation from a straight line on a plot of  
input vs. (held) output as referenced to a straight line drawn  
between endpoints, over an input range of –5 V and +5 V.  
Small Signal Bandwidth — The frequency at which the held  
output amplitude is 3 dB below the input amplitude, under an  
input condition of a 100 mV p-p sine wave.  
Gain Error — Deviation from a gain of +1 on the transfer  
function of input vs. held output.  
Full Power Bandwidth — The frequency at which the held  
output amplitude is 3 dB below the input amplitude, under an  
input condition of a 10 V p-p sine wave.  
Interchannel Isolation — The level of crosstalk between  
adjacent channels while in the sample (track) mode with a full  
scale 100 kHz input signal.  
Effective Aperture Delay — The difference between the  
switch delay and the analog delay of the SHA channel. A  
negative number indicates that the analog portion of the overall  
delay is greater than the switch portion. This effective delay  
represents the point in time, relative to the hold command, that  
the input signal will be sampled.  
Interchannel Aperture Offset — The variation in aperture  
time between the four channels for a simultaneous hold  
command.  
Differential Offset — The difference in hold mode offset  
between the four SHA channels.  
Power Supply Rejection Ratio — A measure of change in the  
held output voltage for a specified change in the positive or  
negative supply.  
Aperture Jitter — The variations in aperture delay for  
successive samples. Aperture jitter puts an upper limit on the  
maximum frequency that can be accurately sampled.  
Sampled dc Uncertainty — The internal rms SHA noise that  
is sampled onto the hold capacitor.  
Hold Settling Time —The time required for the output to  
settle to within a specified level of accuracy of its final held  
value after the hold command has been given.  
Hold Mode Noise — The rms noise at the output of the SHA  
while in the hold mode, specified over a given bandwidth.  
Droop Rate — The drift in output voltage while in the hold  
mode.  
Total Output Noise — The total rms noise that is seen at the  
output of the SHA while in the hold mode. It is the rms  
summation of the sampled dc uncertainty and the hold mode  
noise.  
Feedthrough — The attenuated version of a changing input  
signal that appears at the output when the SHA is in the hold  
mode.  
Output Drive Current — The maximum current the SHA can  
source (or sink) while maintaining a change in hold mode offset  
of less than 2.5 mV.  
Hold Mode Offset — The difference between the input signal  
and the held output. This offset term applies only in the hold  
mode and includes the error caused by charge injection and all  
other internal offsets. It is specified for an input of 0 V.  
FUNCTIONAL DESCRIPTION  
The AD684 is a complete quad sample-and-hold amplifier that  
provides high speed sampling to 12-bit accuracy in less than 1µs.  
The AD684 is completely self-contained, including on-chip  
hold capacitors, and requires no external components or  
adjustments to perform the sampling function. Each SHA  
channel can operate independently, having its own input, output  
and sample/hold command. Both inputs and outputs are treated  
as single ended signals, referred to common.  
The AD684 utilizes a proprietary circuit design which includes a  
self-correcting architecture. This sample-and-hold circuit  
corrects for internal errors after the hold command has been  
given, by compensating for amplifier gain and offset errors, and  
charge injection errors. Due to the nature of the design, the  
SHA output in the sample mode is not intended to provide an  
accurate representation of the input. However, in hold mode,  
the internal circuitry is reconfigured to produce an accurately  
held version of the input signal. To the right is a block diagram  
of the AD684.  
Functional Block Diagram  
REV. A  
–5–  

与5962-9201301MEA相关器件

型号 品牌 描述 获取价格 数据表
5962-9201301MEX ETC Sample/Track-and-Hold Amplifier

获取价格

5962-9201401M2X ETC 4-Channel Analog Multiplexer

获取价格

5962-9201401MEA WEDC IC 4-CHANNEL, VIDEO MULTIPLEXER, CDIP16, Multiplexer or Switch

获取价格

5962-9201401MEX ETC 4-Channel Analog Multiplexer

获取价格

5962-9201601MEA ADI 16-Bit Current-Steering DAC with Voltage Reference

获取价格

5962-9201601MEX ETC 16-Bit Digital-to-Analog Converter

获取价格