Datasheet > 5962-89839132A

5962-89839132A

更新时间： 2024-02-04 12:56:01

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
13页	262K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

5962-89839132A 数据手册

PALCE16V8

Commercial and Industrial Switching Characteristics^[2]

16V8-5

16V8-7

16V8-10

16V8-15

16V8-25

Parameter

Description

Input to Output

Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.

Unit

t_PD

7.5

Propagation

Delay^{[8, 9]}

t_PZX

t_PXZ

t_EA

t_ER

t_CO

t_S

OE to Output

Enable

OE to Output

Disable

Input to Output

Enable Delay^[7]

Input to Output

Disable Delay^{[7, 10]}

Clock to Output

Delay^[8,9]

Input or Feedback

Set-Up Time

7.5

t_H

t_P

Input Hold Time

External Clock

Period (t_CO+ t_S)

14.5

t_WH

Clock Width HIGH^[7]

Clock Width LOW^[7]

t_WL

f_MAX1

External Maximum

Frequency

143

100

45.5

MHz

(1/(t_CO+ t_S))^{[7, 11]}

f_MAX2

f_MAX3

Data Path Maximum Fre-

quency (1/(t_WH+ t_WL))^{[7, 12]}

166

125

62.5

41.6

MHz

Internal Feedback

Maximum Frequency

(1/(t_CF+ t_S))^{[7, 13]}

t_CF

t_PR

Feedback Input^{[7, 14]}

Power-Up Reset Time^[7]

µs

Shaded area contains preliminary information.

Notes:

8. Min. times are tested initially and after any design or process changes that may affect these parameters.

9. This specification is guaranteed for all device outputs changing state in a given access cycle.

10. This parameter is measured as the time after OE pin or internal disable input disables or enables the output pin. This delay is measured to the point at which a previous

HIGH level has fallen to 0.5 volts below V_OHmin. or a previous LOW level has risen to 0.5 volts above V_OLmax.

11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.

12. This specification indicates the guaranteed maximum frequency at which the device can operate in data path mode.

13. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.

14. This parameter is calculated from the clock period at f_MAXinternal (1/f_MAX3) as measured (see Note 7 above) minus t_S.

Document #: 38-03025 Rev. **

Page 6 of 13

1...3 4 567 8 9...13

下载PDF

与5962-89839132A相关器件

型号	品牌	描述	获取价格	数据表
5962-8983913RA	CYPRESS	EE PLD, 15ns, PAL-Type, CMOS, CDIP20, CERAMIC, DIP-20	获取价格
5962-8983913RX	WEDC	EE PLD, 15ns, CMOS, CDIP20, CERAMIC, DIP-20	获取价格
5962-89839142A	ETC	Electrically-Erasable PLD	获取价格
5962-89839142X	WEDC	IC EE PLD, 15 ns, CQCC20, CERAMIC, LCC-20, Programmable Logic Device	获取价格
5962-8983914RA	ETC	Electrically-Erasable PLD	获取价格
5962-8983914RX	WEDC	EE PLD, 15ns, CMOS, CDIP20, CERAMIC, DIP-20	获取价格