5秒后页面跳转
5962-8957101YC PDF预览

5962-8957101YC

更新时间: 2024-02-20 19:39:29
品牌 Logo 应用领域
安捷伦 - AGILENT 输出元件光电
页数 文件大小 规格书
12页 267K
描述
Logic IC Output Optocoupler, 2-Element, 1500V Isolation, 40MBps, HERMETIC SEALED, DIP-8

5962-8957101YC 技术参数

生命周期:Transferred包装说明:HERMETIC SEALED, DIP-8
Reach Compliance Code:unknownECCN代码:3A001.A.2.C
HTS代码:8541.40.80.00风险等级:5.02
Is Samacsys:N其他特性:OPEN COLLECTOR, TRI STATE, HIGH RELIABILITY
配置:COMPLEX标称数据速率:40 MBps
最大正向电流:0.01 A最大绝缘电压:1500 V
元件数量:2最大通态电流:0.025 A
最高工作温度:125 °C最低工作温度:-55 °C
光电设备类型:LOGIC IC OUTPUT OPTOCOUPLER最小供电电压:4.75 V
Base Number Matches:1

5962-8957101YC 数据手册

 浏览型号5962-8957101YC的Datasheet PDF文件第5页浏览型号5962-8957101YC的Datasheet PDF文件第6页浏览型号5962-8957101YC的Datasheet PDF文件第7页浏览型号5962-8957101YC的Datasheet PDF文件第9页浏览型号5962-8957101YC的Datasheet PDF文件第10页浏览型号5962-8957101YC的Datasheet PDF文件第11页 
8
Notes:  
1. Not to exceed 5% duty factor, not to exceed 50 µsec pulse width.  
2. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads  
or terminals shorted together.  
3. This is a momentary withstand test, not an operating condition.  
4. tPHL propagation delay is measured from the 50% point on the rising edge of the input current pulse to the 1.5 V point on the falling  
edge of the output pulse. The tPLH propagation delay is measured from the 50% point on the falling edge of the input current pulse to  
the 1.5 V point on the rising edge of the output pulse. Pulse Width Distortion, PWD = |tPHL - tPLH|.  
5. CML is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state  
(VO(MAX) < 0.8 V). CMH is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the  
logic high state (VO(MIN) > 2.0 V).  
6. Duration of output short circuit time not to exceed 10 ms.  
7. Power Supply Noise Immunity is the peak to peak amplitude of the ac ripple voltage on the VCC line that the device will withstand and  
still remain in the desired logic state. For desired logic high state, VOH(MIN) > 2.0 V, and for desired logic low state, VOL(MAX) < 0.8 V.  
8. Measured between adjacent input pairs shorted together for each multichannel device.  
9. Each channel.  
10. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125,  
and –55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).  
11. Parameters are tested as part of device initial characterization and after design and process changes. Parameters are guaranteed to  
limits specified for all lots not specifically tested.  
12. Propagation delay skew is defined as the difference between the minimum and maximum propagation delays for any given group of  
optocouplers with the same part number that are all switching at the same time under the same operating conditions.  
13. The HCPL-6430, HCPL-6431, and HCPL-643K dual channel parts function as two independent single channel units. Use the single  
channel parameter limits.  
Figure 1. Typical Logic Low Output  
Voltage vs. Logic Low Output Current.  
Figure 2. Typical Logic High Output  
Voltage vs. Logic High Output Current.  
Figure 3. Typical Output Voltage vs.  
Input Forward Current.  
Figure 4. Typical Diode Input Forward  
Current Characteristic.  

与5962-8957101YC相关器件

型号 品牌 描述 获取价格 数据表
5962-89571022A AGILENT Logic IC Output Optocoupler, 2-Element, 1500V Isolation, 40MBps, HERMETIC SEALED, CERAMIC,

获取价格

5962-89571022A AVAGO 2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, CERAMIC, LCCC-20

获取价格

5962-89571022X AVAGO Logic IC Output Optocoupler, 2-Element, 1500V Isolation, 40MBps, HERMETIC SEALED, CERAMIC,

获取价格

5962-8957103KPC AVAGO 2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, HERMETIC SEALED, CERAMIC, DIP-8

获取价格

5962-8957103KXA AVAGO 2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, SURFACE MOUNT, HERMETIC SEALED, CERAMIC, DIP-8

获取价格

5962-8957103KYA AVAGO 2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, HERMETIC SEALED, CERAMIC, DIP-8

获取价格