5秒后页面跳转
5962-85154012A PDF预览

5962-85154012A

更新时间: 2024-09-25 18:42:27
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
7页 117K
描述
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20

5962-85154012A 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.84
Is Samacsys:N其他特性:FOUR 2:1 MUX FOLLOWED BY REGISTER
系列:ACT逻辑集成电路类型:D FLIP-FLOP
位数:4功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装形式:CHIP CARRIER
传播延迟(tpd):10 ns认证状态:Not Qualified
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V技术:CMOS
温度等级:MILITARY端子位置:QUAD
触发器类型:POSITIVE EDGE最小 fmax:95 MHz
Base Number Matches:1

5962-85154012A 数据手册

 浏览型号5962-85154012A的Datasheet PDF文件第2页浏览型号5962-85154012A的Datasheet PDF文件第3页浏览型号5962-85154012A的Datasheet PDF文件第4页浏览型号5962-85154012A的Datasheet PDF文件第5页浏览型号5962-85154012A的Datasheet PDF文件第6页浏览型号5962-85154012A的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢃꢆ ꢇꢆ ꢈꢉ ꢊ  
ꢊ ꢃ ꢈꢀꢋꢌꢍ ꢎ ꢌꢀꢏ ꢁꢅꢄꢐ ꢑꢁ ꢑꢒꢀ ꢓꢔ ꢁꢌꢐꢏ ꢅꢑ ꢒꢁꢋ ꢎꢐ ꢌꢁꢕ ꢑ ꢀꢅꢔ ꢖꢖ ꢌꢋꢑ ꢐ  
SCLS599 − NOVEMBER 2004  
D OR PW PACKAGE  
(TOP VIEW)  
D
Qualification in Accordance With  
AEC-Q100  
D
Qualified for Automotive Applications  
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
L
D
Customer-Specific Configuration Control  
Can Be Supported Along With  
Major-Change Approval  
Q
Q
Q
Q
M
J
H
I
Q
N
Q
Q
F
12 CLR  
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive up to Ten LSTTL Loads  
E
11  
10  
9
Q
CLKI  
G
Q
CLKO  
CLKO  
D
Low Power Consumption, 80-µA Max I  
Typical t = 14 ns  
pd  
4-mA Output Drive at 5 V  
CC  
GND  
Low Input Current of 1 µA Max  
Allow Design of Either RC- or  
Crystal-Oscillator Circuits  
Contact factory for details. Q100 qualification data available on  
request.  
description/ordering information  
The SN74HC4060 device consists of an oscillator section and 14 ripple-carry binary counter stages. The  
oscillator configuration allows design of either RC- or crystal-oscillator circuits. A high-to-low transition on the  
clock (CLKI) input increments the counter. A high level at the clear (CLR) input disables the oscillator (CLKO  
goes high and CLKO goes low) and resets the counter to zero (all Q outputs low).  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
SOIC − D  
Reel of 2500  
Reel of 2000  
SN74HC4060QDRQ1  
SN74HC4060QPWRQ1  
HC4060Q  
HC4060Q  
−40°C to 125°C  
TSSOP − PW  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
FUNCTION  
CLK  
CLR  
L
No change  
Advance to next stage  
All outputs L  
L
X
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢋꢣ  
Copyright 2004, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-85154012A相关器件

型号 品牌 获取价格 描述 数据表
5962-85154012C ETC

获取价格

J-K-Type Flip-Flop
5962-85154012X ETC

获取价格

J-K-Type Flip-Flop
5962-8515401CA TI

获取价格

Dual J-K Flip-Flop with Reset Negative-Edge Trigger
5962-8515401CX ETC

获取价格

J-K-Type Flip-Flop
5962-85155012A TI

获取价格

HIGH-PERFORMANCE IMPACT PAL CIRCUITS
5962-85155012X ETC

获取价格

Fuse-Programmable PLD
5962-8515501RA TI

获取价格

HIGH-PERFORMANCE IMPACT PAL CIRCUITS
5962-8515501RX ETC

获取价格

Fuse-Programmable PLD
5962-8515501SA TI

获取价格

HIGH-PERFORMANCE IMPACT PAL CIRCUITS
5962-8515501SX ETC

获取价格

Fuse-Programmable PLD