STK14C88C
Pinout
Figure 1. 32-pin CDIP pinout
VCAP
1
VCC
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A14
2
HSB
3
A12
A7
W
4
A13
A8
A9
A6
A5
A4
A3
5
6
A11
7
8
G
(TOP)
NC
A2
NC
9
10
11
12
13
14
15
16
A10
A1
A0
E
DQ7
DQ0
DQ1
DQ2
VSS
DQ6
DQ5
DQ4
DQ3
Pin Definitions
Alternate
Pin Name
Pin Name
I/O Type
Description
A0–A14
DQ0–DQ7
W
Input
Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Input/Output Bidirectional data I/O Lines. Used as input or output lines depending on operation.
WE
Input
Write Enable input, Active LOW. When the chip is enabled and WE is LOW, data on the I/O
pins is written to the specific address location.
Input
Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
E
CE
OE
Input
Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. I/O pins are tri-stated on deasserting OE HIGH.
G
VSS
VCC
Ground
Ground for the device. Must be connected to the ground of the system.
Power supply Power supply inputs to the device.
Input/Output Hardware STORE Busy (HSB). When LOW, this output indicates that a Hardware STORE
is in progress. When pulled LOW, external to the chip, it initiates a nonvolatile STORE
operation. After each Hardware and Software STORE operation HSB is driven HIGH for a
short time (tHHHD) with standard output high current and then a weak internal pull-up resistor
keeps this pin HIGH (external pull-up resistor connection is optional).
HSB
VCAP
NC
Power supply AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from
SRAM to nonvolatile elements.
No connect No connect. This pin is not connected to the die.
Document Number: 002-23965 Rev. *A
Page 3 of 21