5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> 5962-02A0201QXX
5962-02A0201QXX PDF预览

5962-02A0201QXX

更新时间： 2024-01-04 07:17:16
品牌 Logo 应用领域
爱特美尔 - ATMEL 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输时钟
页数 文件大小 规格书
67页 1014K
描述
Serial I/O Controller, 3 Channel(s), 25MBps, CMOS, PQFP100, CERAMIC, MQFP-100

阅读下载

获取价格

5962-02A0201QXX 技术参数

生命周期：Obsolete零件包装代码：QFP
包装说明：QFF,针数：100
Reach Compliance Code：unknownHTS代码：8542.31.00.01
风险等级：5.72地址总线宽度：
边界扫描：YES最大时钟频率：5 MHz
最大数据传输速率：25 MBps外部数据总线宽度：16
JESD-30 代码：S-PQFP-F100长度：19.05 mm
低功率模式：NO串行 I/O 数：3
端子数量：100最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：QFF封装形状：SQUARE
封装形式：FLATPACK认证状态：Not Qualified
座面最大高度：2.67 mm最大供电电压：5.5 V
最小供电电压：4.5 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子形式：FLAT
端子节距：0.635 mm端子位置：QUAD
宽度：19.05 mmuPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches：1

5962-02A0201QXX 数据手册

 浏览型号5962-02A0201QXX的Datasheet PDF文件第3页浏览型号5962-02A0201QXX的Datasheet PDF文件第4页浏览型号5962-02A0201QXX的Datasheet PDF文件第5页浏览型号5962-02A0201QXX的Datasheet PDF文件第7页浏览型号5962-02A0201QXX的Datasheet PDF文件第8页浏览型号5962-02A0201QXX的Datasheet PDF文件第9页 
TS80C51U2  
TS83C51U2  
TS87C51U2  
Table 3. Pin Description for 40/44 pin packages  
PIN NUMBER  
MNEMONIC  
NAME AND FUNCTION  
TYPE  
DIL LCC VQFP 1.4  
V
20  
22  
1
16  
39  
I
I
Ground: 0V reference  
SS  
Vss1  
Optional Ground: Contact the Sales Office for ground connection.  
Power Supply: This is the power supply voltage for normal, idle and power-  
down operation  
V
40  
44  
38  
I
CC  
P0.0-P0.7  
39-32 43-36  
37-30  
I/O  
Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s  
written to them float and can be used as high impedance inputs. Port 0 pins must  
be polarized to Vcc or Vss in order to prevent any parasitic current consumption.  
Port 0 is also the multiplexed low-order address and data bus during access to  
external program and data memory. In this application, it uses strong internal  
pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM  
programming. External pull-ups are required during program verification during  
which P0 outputs the code bytes.  
P1.0-P1.7  
1-8  
2-9  
40-44  
1-3  
I/O  
Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1  
pins that have 1s written to them are pulled high by the internal pull-ups and  
can be used as inputs. As inputs, Port 1 pins that are externally pulled low will  
source current because of the internal pull-ups. Port 1 also receives the low-order  
address byte during memory programming and verification.  
Alternate functions for TSC8x54/58 Port 1 include:  
1
2
2
3
40  
41  
I/O  
I
T2 (P1.0): Timer/Counter 2 external count input/Clockout  
T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control  
Depending on values of (M1UA_1, M0UA_1) bits located into AUXR register,  
the UART_1 pins are alternate functins of P1 with two possible locations.  
First location:  
P1.2: RxD_1, serial input port for UART_1  
P1.3: TxD_1, serial output port for UART_1  
Second location:  
3
4
4
5
42  
43  
I
O
P1.6: RxD_1, serial input port for UART_1  
P1.7: TxD_1, serial output port for UART_1  
7
8
8
9
2
3
I
O
See “Alternate function on Port 1” on page 32  
P2.0-P2.7  
21-28 24-31  
18-25  
I/O  
Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2  
pins that have 1s written to them are pulled high by the internal pull-ups and  
can be used as inputs. As inputs, Port 2 pins that are externally pulled low will  
source current because of the internal pull-ups. Port 2 emits the high-order address  
byte during fetches from external program memory and during accesses to external  
data memory that use 16-bit addresses (MOVX @DPTR).In this application, it  
uses strong internal pull-ups emitting 1s. During accesses to external data memory  
that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.  
Some Port 2 pins receive the high order address bits during EPROM programming  
and verification: P2.0 to P2.5  
P3.0-P3.7  
10-17  
11,  
13-19  
5,  
7-13  
I/O  
Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3  
pins that have 1s written to them are pulled high by the internal pull-ups and  
can be used as inputs. As inputs, Port 3 pins that are externally pulled low will  
source current because of the internal pull-ups. Port 3 also serves the special  
features of the 80C51 family, as listed below.  
10  
11  
12  
13  
14  
15  
16  
17  
11  
13  
14  
15  
16  
17  
18  
19  
5
7
I
O
I
RxD_0 (P3.0): Serial input port for UART_0  
TxD_0 (P3.1): Serial output port for UART_0  
INT0 (P3.2): External interrupt 0  
8
9
I
INT1 (P3.3): External interrupt 1  
10  
11  
12  
13  
I
T0 (P3.4): Timer 0 external input  
I
T1 (P3.5): Timer 1 external input  
O
O
WR (P3.6): External data memory write strobe  
RD (P3.7): External data memory read strobe  
6
Rev. D - 15 January, 2001  
1...3456789...67

下载PDF

与5962-02A0201QXX相关器件

型号 品牌 描述 获取价格 数据表
5962-02A0201VXC ATMEL Single Point to Point IEEE 1355 High Speed Controller

获取价格
5962-02A0201VXX ATMEL Serial I/O Controller, 3 Channel(s), 25MBps, CMOS, PQFP100, CERAMIC, MQFP-100

获取价格
5962-02A0901QXX WEDC Gate

获取价格
5962-02A0901VXX WEDC IC GATE, Gate

获取价格
5962-0320201QXA WEDC OTP ROM, 1KX8, 55ns, Bipolar, CQCC32, CERAMIC, LCC-32

获取价格
5962-0320301QKA WEDC OTP ROM, 2KX8, 65ns, Bipolar, CDFP24, CERAMIC, DFP-24

获取价格

与5962-02A0201QXX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证