5秒后页面跳转
54LS114 PDF预览

54LS114

更新时间: 2024-01-13 13:12:27
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器时钟
页数 文件大小 规格书
6页 112K
描述
Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

54LS114 技术参数

生命周期:Obsolete包装说明:QCCN, LCC20,.35SQ
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.41Is Samacsys:N
其他特性:WITH INDIVIDUAL SET INPUTS系列:LS
JESD-30 代码:S-CQCC-N20长度:8.89 mm
负载电容(CL):15 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:30000000 Hz最大I(ol):0.004 A
位数:2功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装等效代码:LCC20,.35SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:5 V
最大电源电流(ICC):8 mA传播延迟(tpd):24 ns
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
座面最大高度:1.905 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD触发器类型:NEGATIVE EDGE
宽度:8.89 mm最小 fmax:30 MHz
Base Number Matches:1

54LS114 数据手册

 浏览型号54LS114的Datasheet PDF文件第1页浏览型号54LS114的Datasheet PDF文件第3页浏览型号54LS114的Datasheet PDF文件第4页浏览型号54LS114的Datasheet PDF文件第5页浏览型号54LS114的Datasheet PDF文件第6页 
Absolute Maximum Ratings (Note)  
If Military/Aerospace specified devices are required,  
please contact the National Semiconductor Sales  
Office/Distributors for availability and specifications.  
Note: The ‘‘Absolute Maximum Ratings’’ are those values  
beyond which the safety of the device cannot be guaran-  
teed. The device should not be operated at these limits. The  
parametric values defined in the ‘‘Electrical Characteristics’’  
table are not guaranteed at the absolute maximum ratings.  
The ‘‘Recommended Operating Conditions’’ table will define  
the conditions for actual device operation.  
Supply Voltage  
Input Voltage  
7V  
7V  
Operating Free Air Temperature Range  
54LS  
b
b
a
55 C to 125 C  
§
§
a
65 C to 150 C  
Storage Temperature Range  
§
§
Recommended Operating Conditions  
54LS114  
Units  
Symbol  
Parameter  
Min  
4.5  
2
Nom  
Max  
V
V
V
Supply Voltage  
5
5.5  
V
V
CC  
High Level Input Voltage  
Low Level Input Voltage  
High Level Output Current  
Low Level Output Current  
Free Air Operating Temperature  
IH  
0.7  
V
IL  
b
I
I
0.4  
mA  
mA  
OH  
OL  
4
b
T
A
55  
125  
C
§
t
t
(H)  
Setup Time  
20  
s
ns  
ns  
(L)  
Jn or Kn to CP  
20  
s
t
t
(H)  
(L)  
Hold Time  
0
0
h
Jn or Kn to CP  
h
t
t
(H)  
(L)  
CP Pulse Width  
20  
15  
w
ns  
ns  
w
t
w
CD or SDn Pulse Width  
15  
Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)  
Typ  
Symbol  
Parameter  
Conditions  
Min  
Max  
Units  
(Note 1)  
e
e
e b  
e
b
1.5  
V
V
Input Clamp Voltage  
V
Min, I  
Min, I  
18 mA  
Max,  
V
V
I
CC  
I
High Level Output Voltage  
V
V
OH  
CC  
OH  
2.5  
e
Max  
IL  
e
e
Max,  
V
OL  
Low Level Output Voltage  
V
V
Min, I  
0.4  
CC  
OL  
V
e
Min  
IH  
0.5  
@
Input Current Max  
e
e
10V; Jn, Kn Inputs  
I
I
V
Max, V  
I
0.1  
0.3  
0.6  
0.8  
mA  
mA  
mA  
mA  
I
CC  
Input Voltage  
SD1, SD2 Inputs  
CD Input  
CP Input  
e
e
2.7V; Jn, Kn Inputs  
High Level Input Current  
V
Max, V  
I
20  
60  
mA  
mA  
mA  
mA  
IH  
CC  
SD1, SD2 Inputs  
CD Input  
120  
160  
CP Input  
e
e
25 C.  
Note 1: All typicals are at V  
5V, T  
§
CC  
A
2

与54LS114相关器件

型号 品牌 描述 获取价格 数据表
54LS114A/BCAJC MOTOROLA LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERDIP-14

获取价格

54LS114AM/B2AJC MOTOROLA LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, L

获取价格

54LS114DMQB NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格

54LS114FMQB NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格

54LS114J RAYTHEON J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP14,

获取价格

54LS114LMQB NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格