5秒后页面跳转
54ACT169L PDF预览

54ACT169L

更新时间: 2024-01-24 23:36:09
品牌 Logo 应用领域
美国国家半导体 - NSC 计数器
页数 文件大小 规格书
10页 187K
描述
4-Stage Synchronous Bidirectional Counter

54ACT169L 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:QCCN, LCC20,.35SQReach Compliance Code:unknown
风险等级:5.82计数方向:BIDIRECTIONAL
JESD-30 代码:S-XQCC-N20JESD-609代码:e0
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER最大频率@ Nom-Sup:75000000 Hz
最大I(ol):0.024 A工作模式:SYNCHRONOUS
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE封装主体材料:CERAMIC
封装代码:QCCN封装等效代码:LCC20,.35SQ
封装形状:SQUARE封装形式:CHIP CARRIER
包装方法:TUBE电源:5 V
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
子类别:Counters标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUADBase Number Matches:1

54ACT169L 数据手册

 浏览型号54ACT169L的Datasheet PDF文件第1页浏览型号54ACT169L的Datasheet PDF文件第3页浏览型号54ACT169L的Datasheet PDF文件第4页浏览型号54ACT169L的Datasheet PDF文件第5页浏览型号54ACT169L的Datasheet PDF文件第6页浏览型号54ACT169L的Datasheet PDF文件第7页 
Connection Diagrams  
Pin Assignment  
for DIP and Flatpak  
Pin Assignment  
for LCC  
DS100276-3  
DS100276-4  
Logic Diagram  
DS100276-5  
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.  
data on the P0–P3 inputs enters the flip-flops on the next ris-  
ing edge of the Clock. In order for counting to occur, both  
CEP and CET must be LOW and PE must be HIGH; the U/D  
input then determines the direction of counting. The Terminal  
Count (TC) output is normally HIGH and goes LOW, pro-  
vided that CET is LOW, when a counter reaches zero in the  
Count Down mode or reaches 15 in the Count Up mode. The  
TC output state is not a function of the Count Enable Parallel  
(CEP) input level. If an illegal state occurs, the ’AC169 will  
return to the legitimate sequence within two counts. Since  
Functional Description  
The ’AC/’ACT169 uses edge-triggered J-K-type flip-flops  
and have no constraints on changing the control or data in-  
put signals in either state of the Clock. The only requirement  
is that the various inputs attain the desired state at least a  
setup time before the rising edge of the clock and remain  
valid for the recommended hold time thereafter. The parallel  
load operation takes precedence over the other operations,  
as indicated in the Mode Select Table. When PE is LOW, the  
www.national.com  
2

与54ACT169L相关器件

型号 品牌 描述 获取价格 数据表
54ACT169LM TI ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CQCC20, CERAMI

获取价格

54ACT169LMQB TI ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CQCC20, CERAMI

获取价格

54ACT174 NSC Hex D Flip-Flop with Master Reset

获取价格

54ACT174 STMICROELECTRONICS Rad-hard advanced high-speed 5 V CMOS logic series

获取价格

54ACT174DMQB FAIRCHILD 暂无描述

获取价格

54ACT174FM ETC Hex D-Type Flip-Flop

获取价格