5秒后页面跳转
54ACT16823 PDF预览

54ACT16823

更新时间: 2022-12-13 12:55:17
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
8页 130K
描述
18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

54ACT16823 数据手册

 浏览型号54ACT16823的Datasheet PDF文件第2页浏览型号54ACT16823的Datasheet PDF文件第3页浏览型号54ACT16823的Datasheet PDF文件第4页浏览型号54ACT16823的Datasheet PDF文件第6页浏览型号54ACT16823的Datasheet PDF文件第7页浏览型号54ACT16823的Datasheet PDF文件第8页 
54ACT16823, 74ACT16823  
18-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS160A APRIL 1991 REVISED APRIL 1996  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
54ACT16823  
74ACT16823  
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
4.4  
TYP  
MAX  
MIN  
4.4  
MAX  
MIN  
4.4  
MAX  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
I
= 50 µA  
OH  
5.4  
5.4  
5.4  
V
3.94  
4.94  
3.8  
3.8  
V
OH  
OL  
I
I
I
= 24 mA  
OH  
OH  
OL  
4.8  
4.8  
= 75 mA  
= 50 µA  
3.85  
3.85  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
0.36  
0.36  
0.44  
0.44  
1.65  
±1  
0.44  
0.44  
1.65  
±1  
V
I
I
= 24 mA  
OL  
= 75 mA  
OL  
I
I
I
V = V  
or GND  
±0.1  
±0.5  
8
µA  
µA  
µA  
I
I
CC  
V
= V  
or GND  
±5  
±5  
OZ  
CC  
O
CC  
V = V  
or GND,  
I
O
= 0  
80  
80  
I
CC  
One input at 3.4 V,  
Other inputs at V  
5.5 V  
0.9  
1
1
mA  
I  
CC  
or GND  
CC  
or GND  
C
C
V = V  
5 V  
5 V  
3
pF  
pF  
i
I
CC  
= V or GND  
CC  
V
12  
o
O
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V  
.
CC  
timing requirements over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
= 25°C  
54ACT16823  
74ACT16823  
A
UNIT  
MHz  
ns  
MIN  
0
MAX  
MIN  
0
MAX  
MIN  
0
MAX  
f
t
Clock frequency  
Pulse duration  
90  
90  
90  
clock  
CLR low  
3.3  
5.5  
0.5  
7
3.3  
5.5  
0.5  
7
3.3  
5.5  
0.5  
7
w
CLK high or low  
CLR inactive  
Data  
t
Setup time before CLK↑  
Hold time after CLK↑  
ns  
ns  
su  
h
CLKEN low  
Data  
3.5  
0.5  
2.5  
3.5  
0.5  
2.5  
3.5  
0.5  
2.5  
t
CLKEN high or low  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与54ACT16823相关器件

型号 品牌 描述 获取价格 数据表
54ACT16823_06 TI 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格

54ACT16823_08 TI 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格

54ACT16823WD TI 暂无描述

获取价格

54ACT16824WD ETC Logic IC

获取价格

54ACT16825 TI 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

获取价格

54ACT16825_07 TI 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

获取价格