5秒后页面跳转
548G-05ILFT PDF预览

548G-05ILFT

更新时间: 2024-01-24 06:44:04
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
7页 84K
描述
Clock Generator, 49.152MHz, CMOS, PDSO16, ROHS COMPLIANT, MO-153, TSSOP-16

548G-05ILFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:ROHS COMPLIANT, MO-153, TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.7
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm湿度敏感等级:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:49.152 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V主时钟/晶体标称频率:2.048 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Clock Generators最大供电电压:5.5 V
最小供电电压:3.15 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

548G-05ILFT 数据手册

 浏览型号548G-05ILFT的Datasheet PDF文件第2页浏览型号548G-05ILFT的Datasheet PDF文件第3页浏览型号548G-05ILFT的Datasheet PDF文件第4页浏览型号548G-05ILFT的Datasheet PDF文件第5页浏览型号548G-05ILFT的Datasheet PDF文件第6页浏览型号548G-05ILFT的Datasheet PDF文件第7页 
DATASHEET  
T1/E1 CLOCK MULTIPLIER  
ICS548-05  
Description  
Features  
The ICS548-05 is a low-cost, low-jitter,  
Packaged in 16-pin TSSOP  
Available in Pb (lead) free package  
Ideal for telecom/datacom chips  
Replaces oscillators  
3.3 V or 5 V operation  
Uses a crystal or clock input  
high-performace clock synthesizer designed to  
produce x16 and x24 clocks from T1 and E1  
frequencies. Using IDT’s patented analog/digital  
Phase- Locked Loop (PLL) techniques, the device uses  
a crystal or clock input to synthesize popular  
communications frequencies. Power down modes allow  
the chip to turn off completely, or the PLL and clock  
output to be turned off separately.  
Produces 24.704, 37.056, 32.768, or 49.152 MHz  
Includes Power-down features  
Advanced, low-power, sub-micron CMOS process  
See also the MK2049-34 for generating  
Industrial temperature range available  
IDT manuafactures the largest variety of  
communications clock synthesizers for all applications.  
Consult IDT to eliminate VCXO’s, crystals, and  
oscillators from your board.  
Block Diagram  
MSEL  
REFEN  
PDCLK  
X16 or x24  
PLL/Clock  
Synthesis  
Circuitry  
CLK  
1.544 MHz or  
X1/ICLK  
X2  
Input  
Buffer/  
Crystal  
Oscillator  
2.048 MHz  
clock or crystal  
input  
REFOUT  
Optional crystal  
capacitors  
IDT® T1/E1 CLOCK MULTIPLIER  
1
ICS548-05  
REV D 091511  

与548G-05ILFT相关器件

型号 品牌 获取价格 描述 数据表
548LP3E HITTITE

获取价格

SiGe HBT MMIC LOW NOISE AMPLIFIER, 1.2 - 3.0 GHz
548M-03 IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548M-03I IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548M-03IT IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548M-03LF IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548M-03LFT IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548M-03T IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548MI-03LF IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548MI-03LFT IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
54-9 APITECH

获取价格

0MHz - 40000MHz RF/MICROWAVE FIXED ATTENUATOR