5秒后页面跳转
548M-03LFT PDF预览

548M-03LFT

更新时间: 2024-01-11 03:34:17
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
7页 178K
描述
PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150 INCH, ROHS COMPLIANT, SOIC-16

548M-03LFT 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.150 INCH, ROHS COMPLIANT, SOIC-16
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.06
Is Samacsys:N系列:548
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:9.9 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.012 A
湿度敏感等级:3功能数量:1
反相输出次数:1端子数量:16
实输出次数:2最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.35 ns座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3.13 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
最小 fmax:120 MHzBase Number Matches:1

548M-03LFT 数据手册

 浏览型号548M-03LFT的Datasheet PDF文件第2页浏览型号548M-03LFT的Datasheet PDF文件第3页浏览型号548M-03LFT的Datasheet PDF文件第4页浏览型号548M-03LFT的Datasheet PDF文件第5页浏览型号548M-03LFT的Datasheet PDF文件第6页浏览型号548M-03LFT的Datasheet PDF文件第7页 
DATASHEET  
LOW SKEW CLOCK INVERTER AND DIVIDER  
ICS548-03  
Description  
Features  
The ICS548-03 is a low cost, low skew, high-performance  
general purpose clock designed to produce a set of one  
output clock, one inverted output clock, and one clock  
divided-by-two. Using our patented Phase-Locked Loop  
(PLL) techniques, the device operates from a frequency  
range of 10 MHz to 120 MHz in the PLL mode, and up to  
160 MHz in the non-PLL mode.  
Packaged in 16-pin SOIC (150 mil)  
Input clock up to 160 MHz in the non-PLL mode  
Provides clock outputs of CLK, CLK, and CLK/2  
Low skew (500 ps) on CLK, CLK, and CLK/2  
All outputs can be tri-stated  
Entire chip can be powered down by changing one or two  
select pins  
In applications that need to maintain low phase noise in the  
clock tree, the non-PLL (when S3=S2=1) modes should be  
used.  
3.3 V or 5.0 volt operating range  
Available in commercial and industrial temperature  
This chip is not a zero delay buffer. Many applications may  
be able to use the ICS527 for zero delay dividers.  
ranges  
Available in Pb (lead) free package  
Block Diagram  
VDD  
GND  
2
2
CLK  
CLK  
4
S3:S0  
Clock  
Synthesis  
and Divider  
Circuitry  
CLK/2  
Clock  
input  
Input  
Buffer  
OE (all outputs)  
IDT™/ICS™ LOW SKEW CLOCK INVERTER AND DIVIDER  
1
ICS548-03  
REV E 071807  

与548M-03LFT相关器件

型号 品牌 获取价格 描述 数据表
548M-03T IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548MI-03LF IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
548MI-03LFT IDT

获取价格

PLL Based Clock Driver, 548 Series, 2 True Output(s), 1 Inverted Output(s), PDSO16, 0.150
54-9 APITECH

获取价格

0MHz - 40000MHz RF/MICROWAVE FIXED ATTENUATOR
549-.25%-FA1-20PPM-CARDPACK VISHAY

获取价格

Fixed Resistor, Wire Wound, 1W, 549ohm, 44V, 0.25% +/-Tol, -20,20ppm/Cel,
549-.25%-FA5-90PPM-TANDR VISHAY

获取价格

Fixed Resistor, Wire Wound, 5W, 0.549ohm, 360V, 0.25% +/-Tol, -90,90ppm/Cel,
549-.5%-FA10-20PPM-AMMOPACK VISHAY

获取价格

Fixed Resistor, Wire Wound, 10W, 549ohm, 700V, 0.5% +/-Tol, -20,20ppm/Cel,
549-.5%-FA1-90PPM-AMMOPACK VISHAY

获取价格

Fixed Resistor, Wire Wound, 1W, 0.549ohm, 44V, 0.5% +/-Tol, -90,90ppm/Cel,
5490 NSC

获取价格

Decade, and Binary Counters
54901M04 MOLEX

获取价格

Circular Connector, 37 Contact(s), Aluminum Alloy, Male, Plug