5秒后页面跳转
39K50 PDF预览

39K50

更新时间: 2022-11-24 21:47:48
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
86页 1209K
描述
CPLDs at FPGA DensitiesTM

39K50 数据手册

 浏览型号39K50的Datasheet PDF文件第2页浏览型号39K50的Datasheet PDF文件第3页浏览型号39K50的Datasheet PDF文件第4页浏览型号39K50的Datasheet PDF文件第6页浏览型号39K50的Datasheet PDF文件第7页浏览型号39K50的Datasheet PDF文件第8页 
Delta39K™ ISR™  
CPLD Family  
Clock Inputs  
GCLK[3:0]  
4
Logic  
Block  
0
Logic  
Block  
7
36  
16  
36  
16  
Logic  
Block  
1
Logic  
Block  
6
36  
16  
36  
16  
Logic  
Block  
2
Logic  
Block  
5
36  
16  
36  
16  
PIM  
Logic  
Block  
3
Logic  
Block  
4
36  
16  
36  
16  
Cluster  
Memory  
0
Cluster  
Memory  
1
25  
8
25  
8
CC = Carry Chain  
64 Inputs From  
Vertical Routing  
Channel  
64 Inputs From  
Horizontal Routing  
Channel  
144 Outputs to  
Horizontal and Vertical  
cluster-to-channel PIMs  
Figure 3. Delta39K Logic Block Cluster Diagram  
Logic Block  
provides two important capabilities without affecting perfor-  
mance: product term steering and product term sharing.  
The LB is the basic building block of the Delta39K architecture.  
It consists of a product term array, an intelligent product-term  
allocator, and 16 macrocells.  
Product Term Steering  
Product term steering is the process of assigning product  
terms to macrocells as needed. For example, if one macrocell  
requires ten product terms while another needs just three, the  
product term allocator will “steer” ten product terms to one  
macrocell and three to the other. On Delta39K devices,  
product terms are steered on an individual basis. Any number  
between 1 and 16 product terms can be steered to any  
macrocell.  
Product Term Array  
Each logic block features a 72 x 83 programmable product  
term array. This array accepts 36 inputs from the PIM. These  
inputs originate from device pins and macrocell feedbacks as  
well as cluster memory and channel memory feedbacks.  
Active LOW and active HIGH versions of each of these inputs  
are generated to create the full 72-input field. The 83 product  
terms in the array can be created from any of the 72 inputs.  
Product Term Sharing  
Of the 83 product terms, 80 are for general-purpose use for  
the 16 macrocells in the logic block. Two of the remaining three  
product terms in the logic block are used as asynchronous set  
and asynchronous reset product terms. The final product term  
is the Product Term clock (PTCLK) and is shared by all 16  
macrocells within a logic block.  
Product term sharing is the process of using the same product  
term among multiple macrocells. For example, if more than  
one function has one or more product terms in its equation that  
are common to other functions, those product terms are only  
programmed once. The Delta39K product term allocator  
allows sharing across groups of four macrocells in a variable  
fashion. The software automatically takes advantage of this  
capability so that the user does not have to intervene.  
Product Term Allocator  
Through the product term allocator, Warp software automati-  
cally distributes the 80 product terms as needed among the 16  
macrocells in the logic block. The product term allocator  
Note that neither product term sharing nor product term  
steering have any effect on the speed of the product. All  
steering and sharing configurations have been incorporated in  
the timing specifications for the Delta39K devices.  
.
Document #: 38-03039 Rev. *H  
Page 5 of 86  

与39K50相关器件

型号 品牌 描述 获取价格 数据表
39LA-1PB-103 BOURNS Potentiometer, Conductive Plastic, 0.25W, 10000ohm, 20% +/-Tol

获取价格

39LA-1PB-203 BOURNS Potentiometer, Conductive Plastic, 0.25W, 20000ohm, 20% +/-Tol

获取价格

39LA-1PB-503 BOURNS Potentiometer, Conductive Plastic, 0.25W, 50000ohm, 20% +/-Tol

获取价格

39LF020 SST 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash

获取价格

39LF080_016 ETC 8 Mbit / 16 Mbit (x8) Multi-Purpose Flash SST39LF080 / SST39LF016 / SST39VF080 / SST39VF0

获取价格

39N20 UTC 39A, 200V N-CHANNEL POWER MOSFET

获取价格