5秒后页面跳转
342MPT PDF预览

342MPT

更新时间: 2024-02-18 15:28:00
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
9页 214K
描述
Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

342MPT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.150 INCH, SOIC-8
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.3JESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
湿度敏感等级:1端子数量:8
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:200 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:3.3 V主时钟/晶体标称频率:50 MHz
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Clock Generators最大供电电压:3.45 V
最小供电电压:3.15 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

342MPT 数据手册

 浏览型号342MPT的Datasheet PDF文件第2页浏览型号342MPT的Datasheet PDF文件第3页浏览型号342MPT的Datasheet PDF文件第4页浏览型号342MPT的Datasheet PDF文件第5页浏览型号342MPT的Datasheet PDF文件第6页浏览型号342MPT的Datasheet PDF文件第7页 
DATASHEET  
FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER  
ICS342  
Description  
Features  
The ICS342 is a low cost, dual-output, field programmable  
clock synthesizer. The ICS342 can generate two output  
frequencies from 250 kHz to 200 MHz, using up to two  
independently configurable PLLs. The outputs may employ  
Spread Spectrum techniques to reduce system  
electro-magnetic interference (EMI).  
8-pin SOIC package  
Highly accurate frequency generation  
M/N Multiplier PLL: M = 1...2048, N = 1...1024  
Output clock frequencies up to 200 MHz  
Two ROM locations for frequency and spread selection  
Spread spectrum capability for lower system EMI  
Center or Down Spread up to 4% total  
TM  
Using ICS’ VersaClock software to configure the PLL and  
output, the ICS342 contains a One-Time Programmable  
(OTP) ROM to allow field programmability. Programming  
features include 2 selectable configuration registers. Using  
Phase-Locked Loop (PLL) techniques, the device runs from  
a standard fundamental mode, inexpensive crystal, or  
clock. It can replace multiple crystals and oscillators, saving  
board space and cost.  
Selectable 32 kHz or 120 kHz modulation  
Input crystal frequency from 5 to 27 MHz  
Input clock frequency from 2 to 50 MHz  
Operating voltage of 3.3 V  
Advanced, low power CMOS process  
For one output clock, use the ICS341. For three output  
clocks, see the ICS343. For more than three outputs, see  
the ICS345 or ICS348.  
Available in Pb (lead) free packaging  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
The device also has a power down feature that tri-states the  
clock outputs and turns off the PLLs when the PDTS pin is  
taken low.  
The ICS342 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
VDD  
OTP ROM  
with PLL  
Divider  
SEL  
CLK1  
Values  
PLL Clock Synthesis,  
Spred Spectrum and  
Control Circuitry  
Crystal or  
clock input  
X1/ICLK  
Crystal  
Oscillator  
CLK2  
X2  
External capacitors are  
required with a crystal input.  
GND  
PDTS (both outputs and PLL)  
IDT™ / ICS™ FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER 1  
ICS342  
REV L 092109  

与342MPT相关器件

型号 品牌 描述 获取价格 数据表
342M-XX IDT Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

获取价格

342M-XXLF IDT Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8

获取价格

342M-XXLFT IDT Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8

获取价格

342M-XXT IDT Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

获取价格

342P1 ETC CABLE R/A MALE 2POS SGL-END 1M

获取价格

342P2 ETC CABLE R/A MALE 2POS SGL-END 2M

获取价格