Datasheet > 342MPLFT

342MPLFT

更新时间： 2022-02-26 13:39:37

品牌	Logo	应用领域
艾迪悌 - IDT		输出元件
页数	文件大小	规格书
9页	128K
描述
FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

342MPLFT 数据手册

DATASHEET

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER

ICS342

Description

Features

The ICS342 is a low cost, dual-output, field programmable

clock synthesizer. The ICS342 can generate two output

frequencies from 250 kHz to 200 MHz, using up to two

independently configurable PLLs. The outputs may employ

Spread Spectrum techniques to reduce system

electro-magnetic interference (EMI).

• 8-pin SOIC package (Pb-free)

• Highly accurate frequency generation

•M/N Multiplier PLL: M = 1...2048, N = 1...1024

• Output clock frequencies up to 200 MHz

• Two ROM locations for frequency and spread selection

• Spread spectrum capability for lower system EMI

•Center or Down Spread up to 4% total

Using IDT’s VersaClock software to configure the PLL

and output, the ICS342 contains a One-Time

Programmable (OTP) ROM to allow field programmability.

Programming features include 2 selectable configuration

registers. Using Phase-Locked Loop (PLL) techniques, the

device runs from a standard fundamental mode,

inexpensive crystal, or clock. It can replace multiple crystals

and oscillators, saving board space and cost.

•Selectable 32 kHz or 120 kHz modulation

• Input crystal frequency from 5 to 27 MHz

• Input clock frequency from 2 to 50 MHz

• Operating voltage of 3.3 V

• Advanced, low power CMOS process

• For one output clock, use the ICS341. For three output

clocks, see the ICS343. For more than three outputs, see

the ICS345 or ICS348.

The device also has a power down feature that tri-states the

clock outputs and turns off the PLLs when the PDTS pin is

taken low.

The ICS342 is also available in factory programmed custom

versions for high-volume applications.

Block Diagram

VDD

OTP ROM

with PLL

Divider

SEL

CLK1

Values

PLL Clock Synthesis,

Spred Spectrum and

Control Circuitry

Crystal or

clock input

X1/ICLK

Crystal

Oscillator

CLK2

External capacitors are

required with a crystal input.

GND

PDTS (both outputs and PLL)

IDT® / ICS™ FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER 1

ICS342

REV N 090613

12 3 4 5 6 7...9

下载PDF

与342MPLFT相关器件

型号	品牌	描述	获取价格	数据表
342MPT	IDT	Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	获取价格
342M-XX	IDT	Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	获取价格
342M-XXLF	IDT	Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8	获取价格
342M-XXLFT	IDT	Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8	获取价格
342M-XXT	IDT	Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	获取价格
342P1	ETC	CABLE R/A MALE 2POS SGL-END 1M	获取价格