5秒后页面跳转
32C408BRPFE-25 PDF预览

32C408BRPFE-25

更新时间: 2024-02-20 19:39:28
品牌 Logo 应用领域
麦斯威 - MAXWELL 存储静态存储器
页数 文件大小 规格书
11页 180K
描述
4 Megabit (512K x 8-Bit) SRAM

32C408BRPFE-25 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:36
Reach Compliance Code:unknownECCN代码:3A001.A.2.C
HTS代码:8542.32.00.41风险等级:5.84
Is Samacsys:NBase Number Matches:1

32C408BRPFE-25 数据手册

 浏览型号32C408BRPFE-25的Datasheet PDF文件第3页浏览型号32C408BRPFE-25的Datasheet PDF文件第4页浏览型号32C408BRPFE-25的Datasheet PDF文件第5页浏览型号32C408BRPFE-25的Datasheet PDF文件第7页浏览型号32C408BRPFE-25的Datasheet PDF文件第8页浏览型号32C408BRPFE-25的Datasheet PDF文件第9页 
32C408B  
4 Megabit (512K x 8-Bit) SRAM  
FIGURE 2. TIMING WAVEFORM OF WRITE CYCLE (OE LOW FIXED)  
1. All write cycle timing is referenced from the last valid address to the first transition address.  
2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and  
WE going low: A write ends at the earliest transition among CS going high or WE going high. tWP is measured from beginning  
of write to end of write.  
3. tCW is measured from the later of CS going low to end of write.  
4. tAS is measured from the address valid to the beginning of write.  
5. tWR is measured from the end of write to the address change. TWR applied in case a write ends as CS or WE going high.  
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase  
of the output must not be applied because bus contention can occur.  
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write  
cycle.  
8. IC CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.  
9. DOUT is the read data of the new address.  
10.When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be  
applied.  
(1)  
FIGURE 3. TIMING WAVEFORM OF READ CYCLE (ADDRESS CONTROLLED, CS = OE = V , WE = V )  
IL  
IH  
05.02.02 Rev 7  
All data sheets are subject to change without notice  
6
©2002 Maxwell Technologies  
All rights reserved.  

与32C408BRPFE-25相关器件

型号 品牌 描述 获取价格 数据表
32C408BRPFE-30 MAXWELL 4 Megabit (512K x 8-Bit) SRAM

获取价格

32C408BRPFI-16 MAXWELL Standard SRAM, 512KX8, 30ns, CMOS, RAD PAK, LDFP-36

获取价格

32C408BRPFI-20 MAXWELL 4 Megabit (512K x 8-Bit) SRAM

获取价格

32C408BRPFI-25 MAXWELL 4 Megabit (512K x 8-Bit) SRAM

获取价格

32C408BRPFI-30 MAXWELL 4 Megabit (512K x 8-Bit) SRAM

获取价格

32C408BRPFS-16 MAXWELL Standard SRAM, 512KX8, 30ns, CMOS, RAD PAK, LDFP-36

获取价格