Application Note 1793
TABLE 3. ISL8225M OPERATION MODES
1ST MODULE (I = INPUT; O = OUTPUT; I/O = INPUT AND OUTPUT, BI-DIRECTION)
VMON1
MODES OF OPERATION
OPERATION OPERATION
OUTPUT
(SEE
DESCRIPTION
FOR DETAILS)
CLKOUT/REFIN
WRT 1ST
OF 2ND 2ND CHANNEL
VMON2 MODULE WRT 1ST (O)
MODE
OF 2ND
MODE
OF 3RD
EN1/FF1 EN2/FF2 VSEN2- MODE VSEN2+
MODE
1
(I)
(I)
(I)
(I)
(I)
(I OR O)
(Note 2) (Note 2)
(NOTE 1)
MODULE
MODULE
-
0
0
-
-
-
-
-
-
-
-
-
-
-
-
Disabled
2A
0
1
Active Active Active
Active
VMON1 =
VMON2toKeep
PGOOD Valid
Single Phase
2B
1
0
-
-
-
-
-
-
VMON1 =
VMON2toKeep
PGOOD Valid
-
-
Single Phase
3A
3B
1
1
1
1
<VCC -0.7V Active Active 29% to 45%
of VCC (I)
Active
Active
-
-
0°
-
-
-
-
Dual Regulator
Dual Regulator
<VCC -0.7V Active Active 45% to 62%
of VCC (I)
90°
3C
4
1
1
1
1
1
1
<VCC -0.7V Active Active >62% of VCC (I) Active
<VCC -0.7V Active Active <29% of VCC (I) Active
-
-
-
180°
-60°
-
-
-
-
-
-
Dual Regulator
DDR Mode
2-Phase
5A
VCC
GND
-
60°
VMON1
or
180°
Divider
5B
5C
1
1
1
1
VCC
VCC
GND
GND
-
-
60°
60°
Divider Divider
180°
180°
5B
5C
5B
5C
6-Phase
VMON1 Active
3 Outputs
or
Divider
6
1
1
1
1
1
1
VCC
VCC
VCC
VCC
VCC
VCC
GND
VCC
120°
90°
1kΩ
1kΩ
1kΩ
Active
Divider
Active
240°
180°
180°
2B
7A
7B
-
-
-
3-Phase
4-Phase
7A
7B
VCC
90°
2 Outputs
(1st module in
Mode 7A)
7C
1
1
VCC
VCC
VCC
90°
1kΩ
Active
180°
3, 4
-
3 Outputs
(1st module in
Mode 7A)
8
9
Cascaded Module Operation MODEs 5B+5B+7A+5B+5B+5B/7A, No External Clock Required
External Clock or External Logic Circuits Required for Equal Phase Interval
12-Phase
5, 7, 8, 9, 10, 11,
or
(PHASE >12)
NOTE:
1. “2ND CHANNEL WRT 1ST” means “second channel with respect to first;” in other words, Channel 2 lags Channel 1 by the degrees specified in this
column. For example, 90° means Channel 2 lags Channel 1 by 90°; -60° means Channel 2 leads Channel 1 by 60°.
2. “VMON1” means that the pin is tied to the VMON1 pin of the same module.
“Divider” means that there is a resistor divider from VOUT to SGND; refer to Figure 24 in the ISL8225M datasheet.
“1kΩ” means that there is a 1kΩ resistor connecting the pin to SGND; refer to Figure 22 in the ISL8225M datasheet.
AN1793.1
December 6, 2012
4