Datasheet > 24C16B-I/P

24C16B-I/P

更新时间： 2024-01-14 18:44:05

品牌	Logo	应用领域
美国微芯 - MICROCHIP		可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
页数	文件大小	规格书
13页	118K
描述
2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8, 0.300 INCH, PLASTIC, DIP-8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

24C16B-I/P 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	DIP
包装说明：	0.300 INCH, PLASTIC, DIP-8	针数：	8
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.32.00.51	风险等级：	5.89
Is Samacsys：	N	其他特性：	2-WIRE SERIAL INTERFACE; DATA RETENTION > 200 YEARS; 1000000 ERASE/WRITE CYCLES GUARANTEED
最大时钟频率 (fCLK)：	0.1 MHz	数据保留时间-最小值：	200
耐久性：	1000000 Write/Erase Cycles	I2C控制字节：	1010MMMR
JESD-30 代码：	R-PDIP-T8	JESD-609代码：	e0
长度：	9.46 mm	内存密度：	16384 bit
内存集成电路类型：	EEPROM	内存宽度：	8
功能数量：	1	端子数量：	8
字数：	2048 words	字数代码：	2000
工作模式：	SYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	2KX8
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装等效代码：	DIP8,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	并行/串行：	SERIAL
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	4.32 mm
串行总线类型：	I2C	最大待机电流：	0.0001 A
子类别：	EEPROMs	最大压摆率：	0.003 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	7.62 mm
最长写入周期时间 (tWC)：	10 ms	写保护：	HARDWARE
Base Number Matches：	1

24C16B-I/P 数据手册

24C08B/16B

3.4

Data Valid (D)

2.0

FUNCTIONAL DESCRIPTION

The 24C08B/16B supports a Bi-directional 2-wire bus

and data transmission protocol. A device that sends

data onto the bus is deﬁned as transmitter, and a

device receiving data as receiver. The bus has to be

controlled by a master device which generates the

serial clock (SCL), controls the bus access, and gener-

ates the START and STOP conditions, while the

24C08B/16B works as slave. Both, master and slave

can operate as transmitter or receiver but the master

device determines which mode is activated.

The state of the data line represents valid data when,

after a START condition, the data line is stable for the

duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW

period of the clock signal. There is one clock pulse per

bit of data.

Each data transfer is initiated with a START condition

and terminated with a STOP condition. The number of

the data bytes transferred between the START and

STOP conditions is determined by the master device

and is theoretically unlimited, although only the last 16

will be stored when doing a write operation. When an

overwrite does occur it will replace data in a ﬁrst in ﬁrst

out fashion.

3.0

BUS CHARACTERISTICS

The following bus protocol has been deﬁned:

• Data transfer may be initiated only when the bus

is not busy.

• During data transfer, the data line must remain

stable whenever the clock line is HIGH. Changes

in the data line while the clock line is HIGH will be

interpreted as a START or STOP condition.

3.5

Acknowledge

Each receiving device, when addressed, is obliged to

generate an acknowledge after the reception of each

byte. The master device must generate an extra clock

pulse which is associated with this acknowledge bit.

Accordingly, the following bus conditions have been

deﬁned (Figure 3-1).

Note: The 24C08B/16B does not generate any

acknowledge bits if an internal program-

ming cycle is in progress.

3.1

Bus not Busy (A)

Both data and clock lines remain HIGH.

The device that acknowledges, has to pull down the

SDA line during the acknowledge clock pulse in such a

way that the SDA line is stable LOW during the HIGH

period of the acknowledge related clock pulse. Of

course, setup and hold times must be taken into

account. During reads, a master must signal an end of

data to the slave by NOT generating an acknowledge

bit on the last byte that has been clocked out of the

slave. In this case, the slave (24C08B/16B) will leave

the data line HIGH to enable the master to generate the

STOP condition.

3.2

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the

clock (SCL) is HIGH determines a START condition.

All commands must be preceded by a START condi-

tion.

3.3

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the

clock (SCL) is HIGH determines a STOP condition. All

operations must be ended with a STOP condition.

FIGURE 3-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS

(A)

(B)

(D)

(C)

(A)

SCL

SDA

START

CONDITION

STOP

CONDITION

ADDRESS OR

ACKNOWLEDGE

VALID

DATA

ALLOWED

TO CHANGE

DS21081F-page 4

1999 Microchip Technology Inc.

1 2 345 6 7...13

下载PDF

与24C16B-I/P相关器件

型号	品牌	描述	获取价格	数据表
24C16B-I/SL	MICROCHIP	2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO14, 0.150 INCH, PLASTIC, SOIC-14	获取价格
24C16B-I/SN	MICROCHIP	2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, SOIC-8	获取价格
24C16BT-/SL	ETC	I2C Serial EEPROM	获取价格
24C16BT-/SN	ETC	I2C Serial EEPROM	获取价格
24C16BTE/SL	MICROCHIP	2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO14, 0.150 INCH, PLASTIC, SOIC-14	获取价格
24C16BT-E/SL	ETC	I2C Serial EEPROM	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

24C16B-I/P

24C16B-I/P 技术参数

24C16B-I/P 数据手册

与24C16B-I/P相关器件

与24C16B-I/P相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

24C16B-I/P

24C16B-I/P 技术参数

24C16B-I/P 数据手册

与24C16B-I/P相关器件

与24C16B-I/P相关文章

您还可以找

您在本页遇到什么问题？