Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC
ELECTRICAL CHARACTERISTICS (continued)
(V
= 3.0V, OV
= 1.8V, V
= V
(internal reference), C ≈ 10pF at digital outputs, f
= 7.5MHz, C
= C = C
REFN COM
DD
DD
REFIN
DD
L
CLK
REFP
= 0.33µF, T = -40°C to +85°C, unless otherwise noted. Typical values are at T = +25°C.) (Note 1)
A
A
PARAMETER
SYMBOL
CONDITIONS
Normal operating mode, f = 1.875MHz
MIN
TYP
MAX
UNITS
IN
4.0
5.0
at -0.5dB FS, CLK input from GND to V
DD
Idle mode (tri-state), f = 1.875MHz at -
IN
4.0
2.2
0.1
1.0
0.1
0.1
0.1
mA
0.5dB FS, CLK input from GND to V
DD
Analog Supply Current
I
DD
Standby mode, CLK input from GND to
V
DD
Shutdown mode, CLK = GND or V
PD0 = PD1 = OGND
,
DD
5.0
5.0
5.0
µA
Normal operating mode,
mA
f
IN
= 1.875MHz at -0.5dB FS, C ≈ 10pF
L
Idle mode (tri-state), DC input, CLK =
GND or V PD0 = OV , PD1 = OGND
DD,
DD
Digital Output Supply Current
(Note 3)
I
ODD
Standby mode, DC input, CLK = GND or
PD0 = OGND, PD1 = OV
µA
V
DD,
DD
Shutdown mode, CLK = GND or V
PD0 = PD1 = OGND
,
DD
TIMING CHARACTERISTICS
CLK Rise to CHA Output Data
Valid
50% of CLK to 50% of data, Figure 5
(Note 4)
t
t
1
1
1
6
6
6
8.5
8.5
8.5
ns
ns
ns
DOA
DOB
DA/B
CLK Fall to CHB Output Data
Valid
50% of CLK to 50% of data, Figure 5
(Note 4)
CLK Rise/Fall to A/B Rise/Fall
Time
50% of CLK to 50% of A/B, Figure 5
(Note 4)
t
PD1 Rise to Output Enable
PD1 Fall to Output Disable
CLK Duty Cycle
t
PD0 = OV
PD0 = OV
5
5
ns
ns
%
%
EN
DD
t
DIS
DD
50
10
CLK Duty-Cycle Variation
Wake-Up Time from Shutdown
Mode
t
(Note 5)
(Note 5)
20
µs
WAKE, SD
Wake-Up Time from Standby
Mode
t
5.5
2
µs
ns
WAKE, ST
Digital Output Rise/Fall Time
20% to 80%
INTERCHANNEL CHARACTERISTICS
f
f
= 1.875MHz at -0.5dB FS,
= 0.3MHz at -0.5dB FS (Note 6)
IN,X
Crosstalk Rejection
-75
dB
IN,Y
Amplitude Matching
Phase Matching
f
f
= 1.875MHz at -0.5dB FS (Note 7)
= 1.875MHz at -0.5dB FS (Note 7)
0.03
0.03
dB
IN
Degrees
IN
_______________________________________________________________________________________
5