5秒后页面跳转
100LVEL16MX PDF预览

100LVEL16MX

更新时间: 2024-02-28 17:16:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
6页 144K
描述
Line Receiver, 1 Func, 1 Rcvr, ECL, PDSO8, 0.150 INCH, MS-012, SOIC-8

100LVEL16MX 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:SOIC包装说明:SOP,
针数:8Reach Compliance Code:unknown
风险等级:5.51其他特性:CAN ALSO OPERATE WITH -3.8V TO -3V SUPPLY
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.9 mm
湿度敏感等级:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
认证状态:COMMERCIAL最大接收延迟:0.375 ns
接收器位数:1座面最大高度:1.753 mm
最大供电电压:3.8 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

100LVEL16MX 数据手册

 浏览型号100LVEL16MX的Datasheet PDF文件第1页浏览型号100LVEL16MX的Datasheet PDF文件第2页浏览型号100LVEL16MX的Datasheet PDF文件第4页浏览型号100LVEL16MX的Datasheet PDF文件第5页浏览型号100LVEL16MX的Datasheet PDF文件第6页 
LVNECL DC Electrical Characteristics VCC = 0.0V; VEE = −3.3V (Note 6)  
40°C  
Typ  
25°C  
Typ  
85°C  
Typ  
Symbol  
Parameter  
Units  
Min  
Max  
23  
Min  
Max  
23  
Min  
Max  
24  
IEE  
Power Supply Current  
17  
17  
18  
mA  
mV  
mV  
mV  
mV  
V
VOH  
VOL  
VIH  
Output HIGH Voltage (Note 7)  
Output LOW Voltage (Note 7)  
Input HIGH Voltage (Single Ended)  
Input LOW Voltage (Single Ended)  
Output Voltage Reference  
1085  
1830  
1165  
1810  
1.38  
1005  
1695  
880  
1555  
880  
1475  
1.26  
1025  
1810  
1165  
1810  
1.38  
955  
1705  
880  
1620  
880  
1475  
1.26  
1025  
1810  
1165  
1810  
1.38  
955  
1705  
880  
1620  
880  
-1475  
1.26  
VIL  
VBB  
VIHCMR  
Input HIGH Voltage Common Mode  
Range (Differential) (Note 8)  
V
PP < 500mV  
PP 500mV  
2.5  
1.8  
0.4  
0.4  
150  
2.5  
1.9  
0.4  
0.4  
150  
2.5  
1.9  
0.4  
0.4  
150  
V
V
IIH  
IIL  
Input HIGH Current  
Input LOW Current  
µA  
µA  
D
D
0.5  
0.5  
0.5  
600  
600  
600  
Note 6: Input and output parameters vary 1 to 1 with VCC. VEE can vary ±0.3V.  
Note 7: Outputs are terminated through a 50Resistor to VCC 2.0V.  
Note 8: VIHCMR minimum varies 1 to 1 with VEE. VIHCMR maximum varies 1-to-1 with VCC. The VIHCMR range is referenced to the most positive side of the  
differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPPMIN and  
1V.  
Note 9: Absolute value of the input HIGH and LOW current should not exceed the absolute value of the stated Min or Max specification.  
Note: Devices are designed to meet the DC specifications after thermal equilibrium has been established. Circuit is tested with air flow greater than  
500LFPM maintained.  
100LVEL16 AC Electrical Characteristics VCC = 3.3V; VEE = 0.0V or VCC = 0.0V; VEE = −3.3V  
(Note 10) (Note 11)  
40°C  
Typ  
TBD  
275  
275  
5
25°C  
Typ  
TBD  
300  
300  
5
85°C  
Typ  
TBD  
315  
315  
5
Figure  
Symbol  
fMAX  
Parameter  
Units  
GHz  
ps  
Min  
Max  
Min  
Max  
Min  
Max  
Number  
Maximum Toggle Frequency  
tPLH, tPHL Propagation Delay to Output (Diff)  
(SE)  
150  
100  
400  
450  
30  
225  
175  
375  
425  
20  
240  
190  
390  
440  
20  
Figures  
1, 3  
tSKEW  
tJITTER  
VPP  
Duty Cycle Skew (Note 12)  
Cycle-to-Cycle Jitter  
ps  
ps  
TBD  
TBD  
TBD  
Input Swing  
150  
120  
1000  
320  
150  
120  
1000  
320  
150  
120  
1000  
320  
mV Figure 1  
ps Figure 2  
tr, tf  
Output Rise Times Q (20% to 80%)  
220  
220  
220  
Note 10: VEE can vary ± 0.3V.  
Note 11: Measured using a 750 mV input swing centered at VCC - 1.32V; 50% duty cycle clock source; tr = tf = 250 ps (20% - 80%) at fIN = 1 MHz. All loading  
with 50to VCC 2.0V.  
Note 12: Duty cycle skew is the difference between a tPLH and tPHL propagation delay through a device under identical conditions.  
3
www.fairchildsemi.com  

与100LVEL16MX相关器件

型号 品牌 描述 获取价格 数据表
100LVELT22 FAIRCHILD 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

获取价格

100LVELT22M FAIRCHILD 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

获取价格

100LVELT22M8 FAIRCHILD 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

获取价格

100LVELT22M8X FAIRCHILD TTL/CMOS to PECL Translator, 2 Func, Complementary Output, PDSO8, 3 MM, MO-187, MSOP-8

获取价格

100LVELT22MX FAIRCHILD TTL/CMOS to PECL Translator, 2 Func, Complementary Output, PDSO8, 0.150 INCH, MS-012, SOIC

获取价格

100LX ETC Network Device System-on-Chip

获取价格