DDR Memory Bus Electrical Validation and Analysis Software
Additional Capabilities using a Performance
MSO (Mixed-Signal Oscilloscope)
Full Bus Analysis using Logic Analyzer and
Oscilloscope
The MSO70000 Series Performance MSOs allow you to probe more signals
on the DDR bus and to trigger on and view specific bus events. Up to 16
digital channels can be used to view logic states of command and address
signals such as RAS, CAS, WE, CE, CS, etc. Signal integrity of these
16 inputs can be analyzed using the iCapture™ multiplexing feature, which
allows any of the digital input signals to be internally routed to one of the
scope’s four analog channels. Measurements involving command-bus cycle
timing can also be analyzed using the bus-decode features of the MSO
and DDRA software.
When full protocol analysis or probing of the entire memory bus is required,
a logic analyzer can provide this additional capability. The TLA7000 Series
logic analyzers can also be linked with Tektronix oscilloscopes to provide
an integrated test setup using tools such as iCapture mentioned above.
This eliminates the need for double probing and allows full analog capture
of any signals probed by the logic analyzer. In addition, the iView™ display
interface allows transfer of the oscilloscope data to the logic analyzer
display, so that data from both instruments are analyzed and time-aligned
on one display screen.
Characteristics
Bandwidth Recommendations for Each DDR Standard
DDR Type
Maximum Data
Rate (JEDEC)
Clock Rate
5th Harmonic
of Clock
Max SE Slew
Rate (JEDEC)
Typical Signal
Swing
Oscilloscope
Rise Time
10% - 90%*1
Recommended
Oscilloscope
BW*2
DDR
400 MT/s
800 MT/s
2133 MT/s
5 GT/s
200 MHz
400 MHz
1066 MHz
2.5 GHz
1 GHz
2 GHz
5 V/ns
5 V/ns
5 V/ns
N/A
1.8 V
1.25 V
1.0 V
0.8 V
89 ps
62 ps
49 ps
18 ps
4 GHz
6 GHz
DDR2
DDR3
GDDR5
5.3 GHz
12.5 GHz
8 GHz
20 GHz*3
*1 For 3% maximum error on rise-time measurement.
*2 For less stringent applications, a one-step reduction in scope bandwidth may be acceptable.
*3 Based on 5 GT/s system; lower BW scope may suffice for lower data rates.
Ordering Information
To upgrade an existing DPO5000, MSO5000, DPO7000,
DPO70000, DSA70000, or MSO70000 Series:
DDRA
Order
Description
DDR Memory Bus Electrical Validation and Analysis Oscilloscope Software.
DPO-UP DDRA
Upgrade to Option DDRA (requires Opt. ASM and
DJA)
To order on a new DPO5000, MSO5000, DPO7000, DPO70000,
DSA70000*4, or MSO70000 Series:
DPO-UP DJAE
DPO-UP DJAM
DPO-UP DJAH
Upgrade MSO/DPO5000 Series with DPOJET Jitter
and Eye Diagram Analysis (Opt. DJA)
Upgrade DPO7000 with DPOJET Jitter and Eye
Diagram Analysis (Opt. DJA)
Upgrade DPO70404 - DPO70804 or MSO70404 -
MSO70804 with DPOJET Jitter and Eye Diagram
Analysis (Opt. DJA)
Upgrade DPO71254 - DPO73304 or MSO71254 -
MSO72004 with DPOJET Jitter and Eye Diagram
Analysis (Opt. DJA)
Order
Description
Opt. DDRA
Preinstall on a new DPO5000*5, MSO5000*5,
DPO7000*5, DPO70000*5, DSA70000, or
MSO70000*5 Series oscilloscope
DPOFL-DDRA
DDR Memory Technology Analysis Package –
Floating License
DPO-UP DJAU
DPO-UP DJUP
*4 Note: Opt. DJA and ASM are standard on the DSA70000 Series oscilloscopes.
*5 Note: Opt. ASM (Advanced Event Search and Mark) and Opt. DJA (DPOJET) are required.
DJA DPOJET software for scopes with both
TDSJIT3 and TDSRTE licenses
Note: Software is supplied on the internal hard drive of the DPO5000, MSO5000, DPO7000, DPO70000,
DSA70000, and MSO70000 Series oscilloscopes. User documentation (online or user manual) is part of the
oscilloscope documentation.
To order a floating license for an existing DPO5000, MSO5000,
DPO7000, DPO70000, DSA70000, or MSO70000 Series:
Order
Description
DPOFL-DDRA
DDR Memory Technology Analysis Package –
Floating License
DPOFL-DJA
DPOJET Jitter and Eye Diagram Analysis – Floating
License
www.tektronix.com
3
5秒后页面跳转
NTC热敏电阻与PTC热敏电阻的应用原理及应用范围
GTO与普通晶闸管相比为什么可以自关断？为什么普通晶闸管不能呢？从GTO原理、应用范围带你了解原因及推荐型号
LF353数据手册解读：特性、应用、封装、引脚说明、电气参数及替换型号推荐
A4950资料手册解读：特性、应用、封装、引脚功能、电气参数及代换型号
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
