WM8195
w
14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser
DESCRIPTION
FEATURES
•
•
•
•
•
•
•
•
•
•
•
14-bit ADC
The WM8195 is a 14-bit analogue front end/digitiser IC
which processes and digitises the analogue output signals
from CCD sensors or Contact Image Sensors (CIS) at pixel
sample rates of up to 12MSPS.
No missing codes guaranteed
12MSPS conversion rate
Low power – 210mW typical
5V single supply or 5V/3.3V dual supply operation
Single or 3 channel operation
The device includes three analogue signal processing
channels each of which contains Reset Level Clamping,
Correlated Double Sampling and Programmable Gain and
Offset Adjust functions. Three multiplexers allow single
channel processing. The output from each of these
channels is time multiplexed into a single high-speed 14-bit
analogue-to-digital converter. The digital output data is
available in 14-bit parallel or 8, 7 or 4-bit wide multiplexed
format, with no missing codes.
Correlated double sampling
Programmable gain (8-bit resolution)
Programmable offset adjust (8-bit resolution)
Programmable clamp voltage
14-bit parallel or 8, 7 or 4-bit wide multiplexed data output
formats
Internally generated voltage references
48-lead TQFP package
Serial or parallel control interface
•
•
•
An internal 4-bit DAC is supplied for internal reference level
generation. This may be used during CDS to reference CIS
signals or during Reset Level Clamping to clamp CCD
signals. Alternatively an external reference level may be
applied. ADC references are generated internally, ensuring
optimum performance from the device.
APPLICATIONS
•
•
•
•
Flatbed and sheetfeed scanners
USB compatible scanners
Multi-function peripherals
High-performance CCD sensor interface
Using an analogue supply voltage of 5V and a digital
interface supply of either 5V or 3.3V, the WM8195 typically
only consumes 210mW when operating from a single 5V
supply and less than 20µA when in power down mode.
BLOCK DIAGRAM
VSMP MCLK
AVDD1-2
VRX VRB
VRT
VRLC/VBIAS
DVDD1-3
w
WM8195
CL
RS VS
TIMING CONTROL
VREF/BIAS
R
G
B
M
U
X
8
OFFSET
DAC
OEB
OP[0]
OP[1]
OP[2]
OP[3]
OP[4]
OP[5]
OP[6]
OP[7]
OP[8]
OP[9]
OP[10]
OP[11]
OP[12]
OP[13]/SDO
RINP
RLC
RLC
CDS
CDS
PGA
+
+
+
+
M
U
X
I/P SIGNAL
POLARITY
ADJUST
R
G
B
8
M
U
X
DATA
I/O
PORT
M
U
X
14-
BIT
ADC
GINP
BINP
PGA
8
OFFSET
DAC
8
I/P SIGNAL
POLARITY
ADJUST
RLC
PGA
+
CDS
+
8
OFFSET
DAC
8
I/P SIGNAL
POLARITY
ADJUST
SEN/STB
SCK/RNW
SDI/DNA
RLC/ACYC
NRESET
CONFIGURABLE
SERIAL/
PARALLEL
CONTROL
RLC
DAC
4
INTERFACE
AGND1-6
DGND1-5
Production Data July 2005 Rev 4.1
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/
Copyright 2005 Wolfson Microelectronics plc.