5秒后页面跳转
XF8250 PDF预览

XF8250

更新时间: 2024-09-30 19:51:59
品牌 Logo 应用领域
赛灵思 - XILINX 时钟数据传输外围集成电路
页数 文件大小 规格书
5页 36K
描述
Serial I/O Controller, 1 Channel(s), 0.0762939453125MBps, CMOS

XF8250 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:compliantHTS代码:8542.31.00.01
风险等级:5.77地址总线宽度:3
边界扫描:NO最大时钟频率:10 MHz
最大数据传输速率:0.0762939453125 MBps外部数据总线宽度:8
JESD-609代码:e0低功率模式:NO
串行 I/O 数:1认证状态:Not Qualified
技术:CMOS端子面层:TIN LEAD
uPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches:1

XF8250 数据手册

 浏览型号XF8250的Datasheet PDF文件第2页浏览型号XF8250的Datasheet PDF文件第3页浏览型号XF8250的Datasheet PDF文件第4页浏览型号XF8250的Datasheet PDF文件第5页 
XF8250 Asynchronous  
Communications Core  
September 16, 1999  
Product Specification  
AllianceCORE Fact  
Core Specifics  
Device Family  
XC4000E/XL  
Spartan  
CLBs  
Core  
Core+Ext logic  
114  
114  
114  
114  
7810 South Hardy Drive, Suite 104  
Tempe, Arizona 85284 USA  
Phone: +1 888-845-5585 (USA)  
+1 480-753-5585  
CORE I/O  
Core 1  
39  
36  
39  
36  
Core+Ext logic  
Fax:  
E-mail: info@memecdesign.com  
URL: www.memecdesign.com  
+1 480-753-5899  
2
Systems Clock fmax  
10+MHz  
Device Features  
Used  
Tbufs, global clock buffers  
Provided with Core  
Features  
Documentation  
Core schematics, User’s guide,  
Application notes, FAQ,  
Compatible with Xilinx CORE Generator tool  
Function compatible with Industry Standard 8250  
Combined UART and Baud Rate Generator  
DC to 625K baud (DC to 10 MHz Clock)  
1 to 65535 divisor generates 16X clock  
Prioritized interrupt mode  
Microprocessor bus oriented interface  
Modem interface Line break generation and detection  
Loopback and Echo modes  
Implementation instructions  
Design File Formats  
Verification Tool  
.ngo netlist  
Viewlogic, Foundation or Verilog  
source files available extra  
Machine-readable simulation  
vectors for ViewLogic ViewSim,  
Testbench for Foundation, VHDL  
and Verilog.  
Applications  
Symbols  
ViewLogic, Foundation  
Instantiation templates for VHDL  
and Verilog  
Serial data communications applications  
Logic consolidation  
Constraint Files  
.ucf  
Evaluation Model  
None  
Reference designs &  
application notes  
Sample designs in Viewlogic,  
Foundation, VHDL and Verilog  
Additional Items  
Warranty by MDS  
Netlist only version available  
on enCORE CD-ROM  
Design Tool Requirements  
Xilinx Core Tools  
Alliance/Foundation 1.4  
Support  
Support provided by Memec Design Services.  
Notes:  
1. Assuming all core signals are routed off-chip.  
2. Minimum guaranteed speed to meet industry standard  
specification  
September 16, 1999  
1

与XF8250相关器件

型号 品牌 获取价格 描述 数据表
XF8335M XFMRS

获取价格

TRANSFORMER
XF8418 XFMRS

获取价格

MODEM TRANSFORMER
XF8572-002 MTRONPTI

获取价格

XF8846-CMC6 XFMRS

获取价格

Common Mode Choke
XF8846-CMC6_10 XFMRS

获取价格

Common Mode Choke
XF9030 XFMRS

获取价格

T1/CEPT/ISDN-PRI TRANSFORMER
XF9030_11 XFMRS

获取价格

UNLESS OTHERWISE SPECIFIED TOLERANCES +-0.010 DIMENSIONS IN INCH
XF9128 XILINX

获取价格

CRT Graphics Display Controller, 80 X 25 Characters, CMOS,
XF9311 MTRONPTI

获取价格

XF9320R MTRONPTI

获取价格