5秒后页面跳转
捷配首页

Datasheet > XCV100E-8PQG240I
XCV100E-8PQG240I PDF预览

XCV100E-8PQG240I

更新时间： 2024-02-23 20:27:45
品牌 Logo 应用领域
赛灵思 - XILINX 时钟栅可编程逻辑
页数 文件大小 规格书
54页 581K
描述
Field Programmable Gate Array, 600 CLBs, 32400 Gates, 416MHz, 2700-Cell, CMOS, PQFP240, PLASTIC, QFP-240

阅读下载

中文翻译

获取价格

XCV100E-8PQG240I 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：QFP
包装说明：FQFP, QFP240,1.3SQ,20针数：240
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.82最大时钟频率：416 MHz
CLB-Max的组合延迟：0.4 nsJESD-30 代码：S-PQFP-G240
JESD-609代码：e3长度：32 mm
湿度敏感等级：3可配置逻辑块数量：600
等效关口数量：32400输入次数：158
逻辑单元数量：2700输出次数：158
端子数量：240组织：600 CLBS, 32400 GATES
封装主体材料：PLASTIC/EPOXY封装代码：FQFP
封装等效代码：QFP240,1.3SQ,20封装形状：SQUARE
封装形式：FLATPACK, FINE PITCH峰值回流温度（摄氏度）：245
电源：1.2/3.6,1.8 V可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY
认证状态：Not Qualified座面最大高度：4.1 mm
子类别：Field Programmable Gate Arrays最大供电电压：1.89 V
最小供电电压：1.71 V标称供电电压：1.8 V
表面贴装：YES技术：CMOS
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：32 mm
Base Number Matches：1

XCV100E-8PQG240I 数据手册

 浏览型号XCV100E-8PQG240I的Datasheet PDF文件第2页浏览型号XCV100E-8PQG240I的Datasheet PDF文件第3页浏览型号XCV100E-8PQG240I的Datasheet PDF文件第4页浏览型号XCV100E-8PQG240I的Datasheet PDF文件第5页浏览型号XCV100E-8PQG240I的Datasheet PDF文件第6页浏览型号XCV100E-8PQG240I的Datasheet PDF文件第7页 
0
R
Virtex™-E 1.8 V  
Field Programmable Gate Arrays  
0
0
DS022-2 (v2.8) January 16, 2006  
Production Product Specification  
Architectural Description  
Virtex-E Array  
The Virtex-E user-programmable gate array, shown in  
Figure 1, comprises two major configurable elements: con-  
figurable logic blocks (CLBs) and input/output blocks (IOBs).  
Values stored in static memory cells control the configurable  
logic elements and interconnect resources. These values  
load into the memory cells on power-up, and can reload if  
necessary to change the function of the device.  
•
CLBs provide the functional elements for constructing  
logic  
Input/Output Block  
The Virtex-E IOB, Figure 2, features SelectI/O+ inputs and  
outputs that support a wide variety of I/O signalling stan-  
dards, see Table 1.  
•
IOBs provide the interface between the package pins  
and the CLBs  
CLBs interconnect through a general routing matrix (GRM).  
The GRM comprises an array of routing switches located at  
the intersections of horizontal and vertical routing channels.  
Each CLB nests into a VersaBlock™ that also provides local  
routing resources to connect the CLB to the GRM.  
Q
D
CE  
T
TCE  
Weak  
Keeper  
SR  
PAD  
DLLDLL  
DLLDLL  
O
Q
D
CE  
OCE  
OBUFT  
VersaRing  
SR  
I
IQ  
Programmable  
Delay  
Q
D
CE  
IBUF  
Vref  
SR  
SR  
CLK  
ICE  
ds022_02_091300  
Figure 2: Virtex-E Input/Output Block (IOB)  
The three IOB storage elements function either as  
edge-triggered D-type flip-flops or as level-sensitive latches.  
Each IOB has a clock signal (CLK) shared by the three  
flip-flops and independent clock enable signals for each  
flip-flop.  
VersaRing  
DLLDLL  
DLLDLL  
ds022_01_121099  
Figure 1: Virtex-E Architecture Overview  
The VersaRing™ I/O interface provides additional routing  
resources around the periphery of the device. This routing  
improves I/O routability and facilitates pin locking.  
The Virtex-E architecture also includes the following circuits  
that connect to the GRM.  
•
•
Dedicated block memories of 4096 bits each  
Clock DLLs for clock-distribution delay compensation  
and clock domain control  
•
3-State buffers (BUFTs) associated with each CLB that  
drive dedicated segmentable horizontal routing  
resources  
© 2000–2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS022-2 (v2.8) January 16, 2006  
Production Product Specification  
www.xilinx.com  
Module 2 of 4  
1
1234567...54

中文翻译

下载PDF

与XCV100E-8PQG240I相关器件

型号 品牌 获取价格 描述 数据表
XCV150 XILINX

获取价格

 		Field Programmable Gate Arrays
XCV150-4BG256C XILINX

获取价格

 		Field Programmable Gate Arrays
XCV150-4BG256I XILINX

获取价格

 		Field Programmable Gate Arrays
XCV150-4BG352C XILINX

获取价格

 		Field Programmable Gate Arrays
XCV150-4BG352I XILINX

获取价格

 		Field Programmable Gate Arrays
XCV150-4BGG256C XILINX

获取价格

 		Field Programmable Gate Array, 864 CLBs, 164674 Gates, 250MHz, CMOS, PBGA256, BGA-256
XCV150-4BGG256I XILINX

获取价格

 		Field Programmable Gate Array, 864 CLBs, 164674 Gates, 250MHz, CMOS, PBGA256, BGA-256
XCV150-4BGG352C XILINX

获取价格

 		Field Programmable Gate Array, 864 CLBs, 164674 Gates, 250MHz, CMOS, PBGA352, BGA-352
XCV150-4BGG352I XILINX

获取价格

 		Field Programmable Gate Array, 864 CLBs, 164674 Gates, 250MHz, CMOS, PBGA352, BGA-352
XCV150-4FG256C XILINX

获取价格

 		Field Programmable Gate Arrays

与XCV100E-8PQG240I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证