Datasheet > W3EG72256S263JD3SG

W3EG72256S263JD3SG

更新时间： 2024-10-01 20:10:19

品牌	Logo	应用领域
美高森美 - MICROSEMI		动态存储器双倍数据速率内存集成电路
页数	文件大小	规格书
14页	238K
描述
DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

W3EG72256S263JD3SG 数据手册

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第2页

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第3页

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第4页

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第5页

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第6页

浏览型号W3EG72256S263JD3SG的Datasheet PDF文件第7页

W3EG72256S-JD3

-AJD3

White Electronic Designs

PRELIMINARY*

2GB – 2x128Mx72 DDR SDRAM REGISTERED ECC w/PLL

FEATURES

DESCRIPTION

ꢀ

Double-data-rate architecture

The W3EG72256S is a 2x128Mx72 Double Data Rate

SDRAM memory module based on 1Gb DDR SDRAM

components. The module consists of eighteen 1Gb DDR

SDRAMs in 66 pin TSOP packages mounted on a 184 pin

FR4 substrate. This module is structured as 2 Ranks of

256Mx72 DDR SDRAM.

ꢀ

DDR200, DDR266 and DDR333:

• JEDEC design speciﬁcations

Bi-directional data strobes (DQS)

Differential clock inputs (CK & CK#)

Programmable Read Latency 2,2.5 (clock)

Programmable Burst Length (2,4,8)

Programmable Burst type (sequential & interleave)

Edge aligned data output, center aligned data input.

Auto and self refresh

ꢀ

Synchronous design allows precise cycle control with the

use of system clock. Data I/O transactions are possible on

both edges and Burst Lengths allow the same device to be

useful for a variety of high bandwidth, high performance

memory system applications.

* This product is under development, is not qualiﬁed or characterized and is subject to

change without notice.

Serial presence detect

Dual Rank

Power supply: V_CC= 2.5V ± 0.20V

JEDEC standard 184 pin DIMM package

• Package height option:

JD3: 30.48mm (1.20")

AJD3: 28.70mm (1.13")

NOTE: Consult factory for availability of:

• RoHS compliant products

• Vendor source control options

• Industrial temperature option

OPERATING FREQUENCIES

DDR333 @CL=2.5

DDR266 @CL=2

133MHz

DDR266 @CL=2

133MHz

DDR266 @CL=2.5

133MHz

DDR200 @CL=2

100MHz

Clock Speed

CL-t_RCD-t_RP

166MHz

2.5-3-3

2-2-2

2-3-3

2.5-3-3

2-2-2

Advance information: Speed may not be available.

December 2004

Rev. 2

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

12 3 4 5 6 7...14

中文翻译

下载PDF

与W3EG72256S263JD3SG相关器件

型号	品牌	获取价格	描述	数据表
W3EG72256S265AJD3	WEDC	获取价格	2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S265AJD3MG	WEDC	获取价格	DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S265AJD3MG	MICROSEMI	获取价格	DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S265AJD3SG	MICROSEMI	获取价格	DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S265JD3	WEDC	获取价格	2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S265JD3MG	MICROSEMI	获取价格	DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S265JD3SG	MICROSEMI	获取价格	DDR DRAM Module, 256MX72, 0.75ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S335AJD3	WEDC	获取价格	2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S335AJD3MG	MICROSEMI	获取价格	DDR DRAM Module, 256MX72, 0.7ns, CMOS, ROHS COMPLIANT, DIMM-184
W3EG72256S335JD3	WEDC	获取价格	2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL

与W3EG72256S263JD3SG相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

W3EG72256S263JD3SG

W3EG72256S263JD3SG 数据手册

与W3EG72256S263JD3SG相关器件

与W3EG72256S263JD3SG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

W3EG72256S263JD3SG

W3EG72256S263JD3SG 数据手册

与W3EG72256S263JD3SG相关器件

与W3EG72256S263JD3SG相关文章

您还可以找

您在本页遇到什么问题？