5秒后页面跳转
W132-09B PDF预览

W132-09B

更新时间: 2024-01-07 21:39:49
品牌 Logo 应用领域
其他 - ETC 时钟驱动器
页数 文件大小 规格书
13页 154K
描述
Nine Distributed-Output Clock Driver

W132-09B 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.75系列:132
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
长度:7.8 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:24实输出次数:9
最高工作温度:70 °C最低工作温度:
输出特性:SERIES-RESISTOR封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.1 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mm最小 fmax:140 MHz
Base Number Matches:1

W132-09B 数据手册

 浏览型号W132-09B的Datasheet PDF文件第2页浏览型号W132-09B的Datasheet PDF文件第3页浏览型号W132-09B的Datasheet PDF文件第4页浏览型号W132-09B的Datasheet PDF文件第5页浏览型号W132-09B的Datasheet PDF文件第6页浏览型号W132-09B的Datasheet PDF文件第7页 
W134M/W134S  
Direct Rambus™ Clock Generator  
Features  
Overview  
• Differential clock source for Direct Rambus™ memory  
subsystem for up to 800-MHz data transfer rate  
• Providesynchronizationflexibility: theRambus® Chan-  
nel can optionally be synchronous to an external sys-  
tem or processor clock  
The Cypress W134M/W134S provides the differential clock  
signals for a Direct Rambus memory subsystem. It includes  
signals to synchronize the Direct Rambus Channel clock to an  
external system clock but can also be used in systems that do  
not require synchronization of the Rambus clock.  
Power managed output allows Rambus Channel clock  
to be turned off to minimize power consumption for  
mobile applications  
Key Specifications  
Supply Voltage: ..................................... VDD = 3.3V±0.165V  
Operating Temperature: .................................. 0°C to +70°C  
Input Threshold: ..................................................1.5V typical  
Maximum Input Voltage:.........................................VDD+0.5V  
Maximum Input Frequency:..................................... 100 MHz  
Output Duty Cycle: .................................. 40/60% worst case  
Output Type:........................... Rambus signaling level (RSL)  
WorkswithCypressCY2210, W133, W158,W159, W161,  
and W167 to support Intel® architecture platforms  
Low-power CMOS design packaged in a 24-pin, 150-mil  
SSOP package  
Block Diagram  
Pin Configuration  
REFCLK  
VDDIR  
REFCLK  
VDD  
1
2
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
S0  
PLL  
MULT0:1  
S1  
3
VDD  
GND  
CLK  
GND  
4
GND  
5
PCLKM  
SYNCLKN  
GND  
6
NC  
7
CLKB  
GND  
VDD  
MULT0  
MULT1  
GND  
CLK  
Output  
Phase  
Alignment  
PCLKM  
8
Logic  
CLKB  
VDD  
9
SYNCLKN  
VDDIPD  
STOPB  
PWRDNB  
10  
11  
12  
Test  
Logic  
S0:1  
STOPB  
Cypress Semiconductor Corporation  
Document #: 38-07426 Rev. *A  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Revised December 14, 2002  

与W132-09B相关器件

型号 品牌 描述 获取价格 数据表
W132-09BX ETC Nine Distributed-Output Clock Driver

获取价格

W132-09BXT CYPRESS PLL Based Clock Driver, 132 Series, 9 True Output(s), 0 Inverted Output(s), PDSO24, MO-153

获取价格

W132-10 CYPRESS Clock Driver, PDSO24,

获取价格

W132-10B ETC Ten Distributed-Output Clock Driver

获取价格

W132-10BX ROCHESTER 132 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, MO-15

获取价格

W132-10BXT ROCHESTER 132 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, MO-15

获取价格