5秒后页面跳转
UPD45128163G5-A80LT-9JF PDF预览

UPD45128163G5-A80LT-9JF

更新时间: 2024-01-14 11:28:15
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路光电二极管动态存储器时钟
页数 文件大小 规格书
86页 761K
描述
128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)

UPD45128163G5-A80LT-9JF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP54,.46,32
针数:54Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.27Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:6 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):125 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:R-PDSO-G54JESD-609代码:e0
长度:22.22 mm内存密度:134217728 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:8388608 words
字数代码:8000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-20 °C
组织:8MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP54,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE电源:3.3 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.001 A
子类别:DRAMs最大压摆率:0.23 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:MOS温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

UPD45128163G5-A80LT-9JF 数据手册

 浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第2页浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第3页浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第4页浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第5页浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第6页浏览型号UPD45128163G5-A80LT-9JF的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD45128163-T  
128M-bit Synchronous DRAM  
4-bank, LVTTL  
WTR (Wide Temperature Range)  
Description  
The µPD45128163 is high-speed 134,217,728-bit synchronous dynamic random-access memory, organized as  
2,097,152 × 16 × 4 (word × bit × bank).  
The synchronous DRAM achieved high-speed data transfer using the pipeline architecture.  
All inputs and outputs are synchronized with the positive edge of the clock.  
The synchronous DRAM is compatible with Low Voltage TTL (LVTTL).  
This product is packaged in 54-pin TSOP (II).  
Features  
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge  
Pulsed interface  
Possible to assert random column address in every cycle  
Quad internal banks controlled by BA0(A13) and BA1(A12)  
Byte control by LDQM and UDQM  
Programmable Wrap sequence (Sequential / Interleave)  
Programmable burst length (1, 2, 4, 8 and full page)  
Programmable /CAS latency (2 and 3)  
Ambient temperature (TA): 20 to + 85°C  
Automatic precharge and controlled precharge  
CBR (Auto) refresh and self refresh  
• ×16 organization  
Single 3.3 V ± 0.3 V power supply  
LVTTL compatible inputs and outputs  
4,096 refresh cycles / 64 ms  
Burst termination by Burst stop command and Precharge command  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for  
availability and additional information.  
Document No. E0348N10 (Ver.1.0)  
Date Published February 2003 (K) Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2003  
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.  

与UPD45128163G5-A80LT-9JF相关器件

型号 品牌 描述 获取价格 数据表
UPD45128163G5-A80SU-9JF ELPIDA Synchronous DRAM, 8MX16, 6ns, MOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

获取价格

UPD45128163G5-A80T-9JF ELPIDA 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)

获取价格

UPD45128163-I ELPIDA 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)

获取价格

UPD45128163-I-E ELPIDA 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)

获取价格

UPD45128163-T ELPIDA 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)

获取价格

UPD45128441 NEC 128M-bit Synchronous DRAM 4-bank, LVTTL

获取价格