5秒后页面跳转
TTDM54125J PDF预览

TTDM54125J

更新时间: 2024-01-09 08:41:25
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路
页数 文件大小 规格书
4页 98K
描述
Bus Driver, 1-Func, 4-Bit, True Output, TTL, CDIP14

TTDM54125J 技术参数

是否Rohs认证: 不符合生命周期:Active
包装说明:DIP, DIP14,.3Reach Compliance Code:unknown
风险等级:5.87控制类型:ENABLE LOW
JESD-30 代码:R-XDIP-T14逻辑集成电路类型:BUS DRIVER
最大I(ol):0.016 A位数:4
功能数量:1端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
最大电源电流(ICC):54 mAProp。Delay @ Nom-Sup:18 ns
认证状态:Not Qualified子类别:Bus Driver/Transceivers
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

TTDM54125J 数据手册

 浏览型号TTDM54125J的Datasheet PDF文件第2页浏览型号TTDM54125J的Datasheet PDF文件第3页浏览型号TTDM54125J的Datasheet PDF文件第4页 
June 1989  
54125/DM54125/DM74125  
Quad TRI-STATE Buffers  
É
General Description  
This device contains four independent gates each of which  
performs a non-inverting buffer function. The outputs have  
the TRI-STATE feature. When enabled, the outputs exhibit  
the low impedance characteristics of a standard TTL output  
with additional drive capability at the high Logic level to per-  
mit the driving of bus lines without external pull-up resistors.  
When disabled, both the output transistors are turned off  
presenting a high-impedance state to the bus line. Thus the  
output will act neither as a significant load nor as a driver.  
To minimize the possibility that two outputs will attempt to  
take a common bus to opposite logic levels, the disable time  
is shorter than the enable time of the outputs.  
Features  
Y
Alternate Military/Aerospace device (54125) is avail-  
able. Contact a National Semiconductor Sales Office/  
Distributor for specifications.  
Connection Diagram  
Dual-In-Line Package  
TL/F/6540–1  
Order Number 54125DMQB, 54125FMQB, DM54125J, DM54125W or DM74125N  
See NS Package Number J14A, N14A or W14B  
Function Table  
e
Y
C
A
Inputs  
Output  
Y
A
L
H
X
L
L
L
H
H
Hi-Z  
e
e
e
H
L
High Logic Level  
Low Logic Level  
X
Either Low or High Logic Level  
e
Hi-Z  
TRI-STATE (Outputs are disabled)  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/6540  
RRD-B30M105/Printed in U. S. A.  

与TTDM54125J相关器件

型号 品牌 描述 获取价格 数据表
TTDM54132J NSC NAND Gate, TTL, CDIP14

获取价格

TTDM54132J/883B NSC NAND Gate, TTL, CDIP14

获取价格

TTDM54132J/883C NSC NAND Gate, TTL, CDIP14

获取价格

TTDM54132W/883C NSC NAND Gate, TTL, CDFP14

获取价格

TTDM5413J TI IC IC,LOGIC GATE,DUAL 4-INPUT NAND,STD-TTL,DIP,14PIN,CERAMIC, Gate

获取价格

TTDM5413J/883 TI IC,LOGIC GATE,DUAL 4-INPUT NAND,STD-TTL,DIP,14PIN,CERAMIC

获取价格