T0502SK
Ultra-Low Capacitance ESD Protection Device
Chip Integration Technology Corporation
Application Information
Pin Connection in PCB
PCB Layout Guidelines
is capable to provide ESD protection for
two data lines simultaneously. The pin connevtion
is shown in Figure 1.
For optimum ESD protection and the whole circuit
performance, the following PCB layout guidelines are
recommended:
T0502SK
T0502SK GND pin to the PCB GND rail
path should be as short as possible. It could reduce
the ESD transient return path to GND .
The vias connecting T0502SK GND pins to PCB
GND should be wide.
Two parallel data lines, from inner IC to I/O port
connector, could connect to T0502SK two I/O pins
directly. Pin3 of T0502SK is the negative reference
pin, which should connect to the GND of PCB. The
connection wires should be as short as possible in
order to minimize the parasitic inductance.
I/O1
To Connector
I/O2
Place T0502SK as close to th connector port as
possible. It could reduce the parasitic inductance
and restrict ESD couplinginto adjacent traces.
Avoid running critical signals near board edges.
To Inner IC
2
1
3
Figure 2
Layout Guidelines
T0502SK
Figure 1 T0502SK pin connection in PCB
Universal Serial Bus ESD Protection
VBUS
D+
VBUS
RT
USB
Controller
USB
Port
RT
D-
GND
2
1
CT
CT
3
Figure 3 Schematic and Diagram for USB 2.0 Protection using T0502SK
Document ID : DS-22V06
Revised Date : 2016/08/29
Revision : C
4