5秒后页面跳转
STE10/100A PDF预览

STE10/100A

更新时间: 2024-02-10 23:38:23
品牌 Logo 应用领域
其他 - ETC 外围集成电路数据传输控制器PC局域网时钟
页数 文件大小 规格书
67页 395K
描述
LAN NODE CONTROLLER

STE10/100A 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, QFP-128
针数:128Reach Compliance Code:compliant
HTS代码:8542.31.00.01风险等级:5.77
Is Samacsys:N地址总线宽度:32
边界扫描:NO总线兼容性:PCI
最大时钟频率:25 MHz数据编码/解码方法:NRZ; NRZI; BIPH-LEVEL(MANCHESTER)
最大数据传输速率:12.5 MBps外部数据总线宽度:32
JESD-30 代码:R-PQFP-G128JESD-609代码:e4
长度:20 mm低功率模式:YES
串行 I/O 数:1端子数量:128
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装等效代码:QFP128,.67X.93,20封装形状:RECTANGULAR
封装形式:FLATPACK, FINE PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
座面最大高度:3.4 mm子类别:Serial IO/Communication Controllers
最大供电电压:3.46 V最小供电电压:3.14 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
uPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, LANBase Number Matches:1

STE10/100A 数据手册

 浏览型号STE10/100A的Datasheet PDF文件第2页浏览型号STE10/100A的Datasheet PDF文件第3页浏览型号STE10/100A的Datasheet PDF文件第4页浏览型号STE10/100A的Datasheet PDF文件第5页浏览型号STE10/100A的Datasheet PDF文件第6页浏览型号STE10/100A的Datasheet PDF文件第7页 
STE10/100A  
PCI 10/100 ETHERNET CONTROLLER  
WITH INTEGRATED PHY (3.3V)  
1.0 DESCRIPTION  
The STE10/100A is a high performance PCI Fast  
Ethernet controller with integrated physical layer in-  
terface for 10BASE-T and 100BASE-TX application.  
It was designed with advanced CMOS technology to  
provide glueless 32-bit bus master interface for PCI  
bus, boot ROM interface, CSMA/CD protocol for Fast  
Ethernet, as well as the physical media interface for  
100BASE-TX of IEEE802.3u and 10BASE-T of  
IEEE802.3. The auto-negotiation function is also  
supported for speed and duplex detection.  
PQFP128 (14x20x2.7mm)  
ORDERING NUMBER: STE10/100A  
PCI bus interface Rev. 2.2 compliant  
The STE10/100A provides both half-duplex and full-  
duplex operation, as well as support for full-duplex  
flow control. It provides long FIFO buffers for trans-  
mission and receiving, and early interrupt mecha-  
nism to enhance performance. The STE10/100A also  
supports ACPI and PCI compliant power manage-  
ment function.  
ACPI and PCI power management standard  
compliant  
Support PC99 wake on LAN  
2.2 FIFO  
Provides independent transmission and  
receiving FIFOs, each 2k bytes long  
2.0 FEATURES  
Pre-fetches up to two transmit packets to  
minimize inter frame gap (IFG) to 0.96us  
2.1 Industry standard  
Retransmits collided packet without reload from  
IEEE802.3u 100BASE-TX and IEEE802.3  
host memory within 64 bytes.  
10BASE-T compliant  
Automatically retransmits FIFO under-run  
packet with maximum drain threshold until 3rd  
time retry failure without influencing the  
Support for IEEE802.3x flow control  
IEEE802.3u Auto-Negotiation support for  
10BASE-T and 100BASE-TX  
registers and transmit threshold of next packet.  
Figure 1. STE10/100A Block Diagram  
July 2001  
1/67  
REVISION: A06  
This is preliminary information about a product currently in development. Details are subject to change without notice.  

与STE10/100A相关器件

型号 品牌 描述 获取价格 数据表
STE10/STE100A ETC STE10/100A - PCI 10/100 ETHERNET CONTROLLER WITH PHY DATASHEET

获取价格

STE100 STMICROELECTRONICS PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V

获取价格

STE1000010T4KI VISHAY CAPACITOR, TANTALUM, NON SOLID, POLARIZED, 10 V, 10000 uF, THROUGH HOLE MOUNT, AXIAL LEADE

获取价格

STE10000-10T4KI VISHAY CAPACITOR, TANTALUM, NON SOLID, POLARIZED, 10 V, 10000 uF, THROUGH HOLE MOUNT, AXIAL LEADE

获取价格

STE1000010T4KX VISHAY CAPACITOR, TANTALUM, NON SOLID, POLARIZED, 10 V, 10000 uF, THROUGH HOLE MOUNT, AXIAL LEADE

获取价格

STE10000-10T4KX VISHAY CAPACITOR, TANTALUM, NON SOLID, POLARIZED, 10 V, 10000 uF, THROUGH HOLE MOUNT, AXIAL LEADE

获取价格