5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74LV14D
SN74LV14D PDF预览

SN74LV14D

更新时间： 2024-01-24 19:34:53
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
9页 127K
描述
HEX SCHMITT-TRIGGER INVERTERS

阅读下载

中文翻译

获取价格

SN74LV14D 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP14,.25针数：14
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.19系列：LV/LV-A/LVX/H
JESD-30 代码：R-PDSO-G14长度：8.65 mm
负载电容（CL）：50 pF逻辑集成电路类型：INVERTER
最大I（ol）：0.012 A功能数量：6
输入次数：1端子数量：14
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP14,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 VProp。Delay @ Nom-Sup：22 ns
传播延迟（tpd）：25 ns认证状态：Not Qualified
施密特触发器：YES座面最大高度：1.75 mm
子类别：Gates最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：3.9 mm
Base Number Matches：1

SN74LV14D 数据手册

 浏览型号SN74LV14D的Datasheet PDF文件第2页浏览型号SN74LV14D的Datasheet PDF文件第3页浏览型号SN74LV14D的Datasheet PDF文件第4页浏览型号SN74LV14D的Datasheet PDF文件第5页浏览型号SN74LV14D的Datasheet PDF文件第6页浏览型号SN74LV14D的Datasheet PDF文件第7页 
SN54LVTH16241, SN74LVTH16241  
3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS693C – MAY 1997 – REVISED APRIL 1999  
SN54LVTH16241 . . . WD PACKAGE  
SN74LVTH16241 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1
2
3
4
5
6
7
8
9
48 2OE  
47 1A1  
46 1A2  
45 GND  
44 1A3  
43 1A4  
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
V
42  
V
CC  
CC  
2Y1  
2Y2  
41 2A1  
40 2A2  
39 GND  
38 2A3  
37 2A4  
36 3A1  
35 3A2  
34 GND  
33 3A3  
32 3A4  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
GND 10  
2Y3 11  
2Y4 12  
3Y1 13  
3Y2 14  
GND 15  
3Y3 16  
3Y4 17  
= 3.3 V, T = 25°C  
CC  
A
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
V
18  
31  
V
CC  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
4Y1 19  
4Y2 20  
GND 21  
4Y3 22  
4Y4 23  
4OE 24  
30 4A1  
29 4A2  
28 GND  
27 4A3  
26 4A4  
25 3OE  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
description  
These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide  
noninverting outputs and complementary output-enable (OE and OE) inputs.  
When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor  
CC  
and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by  
the current-sinking/current-sourcing capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

与SN74LV14D相关器件

型号 品牌 获取价格 描述 数据表
SN74LV14DB TI

获取价格

 		暂无描述
SN74LV14DBLE TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTERS
SN74LV14DR TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTERS
SN74LV14PW TI

获取价格

 		暂无描述
SN74LV14PWLE TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTERS
SN74LV157 TI

获取价格

 		QUADRUPLE 2 LINE TO 1 LINE DATA SELECTORS / MULTIPLEXERS
SN74LV157A TI

获取价格

 		QUADRUPLE 2 LINE TO 1 LINE DATA SELECTORS / MULTIPLEXERS
SN74LV157A_08 TI

获取价格

 		QUADRUPLE-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SN74LV157AD TI

获取价格

 		QUADRUPLE 2 LINE TO 1 LINE DATA SELECTORS / MULTIPLEXERS
SN74LV157ADBLE TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16

与SN74LV14D相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证