5秒后页面跳转
SN74LS280DR2 PDF预览

SN74LS280DR2

更新时间: 2024-09-28 19:56:35
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
4页 106K
描述
LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14, PLASTIC, SOIC-14

SN74LS280DR2 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.56其他特性:ODD/EVEN PARITY GENERATOR
系列:LSJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:8.65 mm
逻辑集成电路类型:PARITY GENERATOR/CHECKER位数:9
功能数量:1端子数量:14
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
传播延迟(tpd):50 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Arithmetic Circuits
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

SN74LS280DR2 数据手册

 浏览型号SN74LS280DR2的Datasheet PDF文件第2页浏览型号SN74LS280DR2的Datasheet PDF文件第3页浏览型号SN74LS280DR2的Datasheet PDF文件第4页 
The SN74LS280 is a Universal 9-Bit Parity Generator/Checker. It  
features odd/even outputs to facilitate either odd or even parity. By  
cascading, the word length is easily expanded.  
The LS280 is designed without the expander input implementation,  
but the corresponding function is provided by an input at Pin 4 and the  
absence of any connection at Pin 3. This design permits the LS280 to  
be substituted for the LS180 which results in improved performance.  
The LS280 has buffered inputs to lower the drive requirements to one  
LS unit load.  
http://onsemi.com  
LOW  
POWER  
SCHOTTKY  
Generates Either Odd or Even Parity for Nine Data Lines  
Typical Data-to-Output Delay of only 33 ns  
Cascadable for n-Bits  
Can Be Used To Upgrade Systems Using MSI Parity Circuits  
Typical Power Dissipation = 80 mW  
14  
1
INPUTS  
PLASTIC  
N SUFFIX  
CASE 646  
V
F
E
D
C
B
9
A
8
CC  
14  
13  
12  
11  
10  
F
E
D
I
C
B
G
A
H
EVEN ODD  
14  
1
1
G
2
H
3
NC  
4
I
5
6
7
GND  
SOIC  
D SUFFIX  
CASE 751A  
EVEN ODD  
INPUT  
INPUTS  
OUTPUTS  
FUNCTION TABLE  
OUTPUTS  
NUMBER OF INPUTS A  
THRU 1 THAT ARE HIGH  
EVEN ODD  
ORDERING INFORMATION  
0, 2, 4, 6, 8  
1, 3, 5, 7, 9  
H
L
L
H
Device  
Package  
14 Pin DIP  
14 Pin  
Shipping  
H = HIGH Level, L = LOW Level  
SN74LS280N  
SN74LS280D  
2000 Units/Box  
GUARANTEED OPERATING RANGES  
2500/Tape & Reel  
Symbol  
Parameter  
Supply Voltage  
Min  
4.75  
0
Typ  
5.0  
25  
Max  
5.25  
70  
Unit  
V
V
CC  
T
A
Operating Ambient  
Temperature Range  
°C  
I
Output Current – High  
Output Current – Low  
0.4  
8.0  
mA  
mA  
OH  
I
OL  
Semiconductor Components Industries, LLC, 1999  
1
Publication Order Number:  
December, 1999 – Rev. 6  
SN74LS280/D  

与SN74LS280DR2相关器件

型号 品牌 获取价格 描述 数据表
SN74LS280DRE4 TI

获取价格

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SN74LS280DRG4 TI

获取价格

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SN74LS280FN3 TI

获取价格

IC,PARITY GENERATOR/CHECKER,LS-TTL,LDCC,20PIN,PLASTIC
SN74LS280J TI

获取价格

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SN74LS280J MOTOROLA

获取价格

Parity Generator/Checker, TTL, CDIP14,
SN74LS280J-00 TI

获取价格

LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
SN74LS280JD MOTOROLA

获取价格

LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14
SN74LS280JDS MOTOROLA

获取价格

LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14
SN74LS280JS MOTOROLA

获取价格

LS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14
SN74LS280M ONSEMI

获取价格

暂无描述