5秒后页面跳转
SN74LS256D PDF预览

SN74LS256D

更新时间: 2024-11-18 23:06:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 锁存器双倍数据速率
页数 文件大小 规格书
6页 228K
描述
DUAL 4-BIT ADDRESSABLE LATCH

SN74LS256D 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.7
其他特性:TWO 1:4 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH系列:LS
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:9.9 mm负载电容(CL):15 pF
逻辑集成电路类型:D LATCH最大I(ol):0.008 A
位数:2功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):30 mA
Prop。Delay @ Nom-Sup:30 ns传播延迟(tpd):24 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:LOW LEVEL宽度:3.9 mm
Base Number Matches:1

SN74LS256D 数据手册

 浏览型号SN74LS256D的Datasheet PDF文件第2页浏览型号SN74LS256D的Datasheet PDF文件第3页浏览型号SN74LS256D的Datasheet PDF文件第4页浏览型号SN74LS256D的Datasheet PDF文件第5页浏览型号SN74LS256D的Datasheet PDF文件第6页 
SN54/74LS256  
DUAL 4-BIT  
ADDRESSABLE LATCH  
The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control  
inputs;theseincludetwoAddressinputs(A , A ),anactiveLOWEnableinput  
0
1
DUAL 4-BIT  
ADDRESSABLE LATCH  
(E) and an active LOW Clear input (CL). Each latch has a Data input (D) and  
four outputs (Q Q ).  
0
3
When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs  
(Q Q ) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and  
E are both LOW. When CL is HIGH and E is LOW, the selected output  
(Q Q ), determined by the Address inputs, follows D. When the E goes  
HIGH, the contents of the latch are stored. When operating in the addressable  
latch mode (E=LOW, CL=HIGH), changing more than one bit of the Address  
LOW POWER SCHOTTKY  
0
3
0
3
(A , A ) could impose a transient wrong address. Therefore, this should be  
done only while in the memory mode (E=CL=HIGH).  
0
1
J SUFFIX  
CERAMIC  
CASE 620-09  
Serial-to-Parallel Capability  
16  
Output From Each Storage Bit Available  
Random (Addressable) Data Entry  
Easily Expandable  
Active Low Common Clear  
Input Clamp Diodes Limit High Speed Termination Effects  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
CONNECTION DIAGRAM DIP (TOP VIEW)  
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
NOTE:  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
ORDERING INFORMATION  
SN54LSXXXJ  
Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
PIN NAMES  
LOADING (Note a)  
LOGIC SYMBOL  
HIGH  
LOW  
A , A  
Address Inputs  
Data Inputs  
Enable Input (Active LOW)  
Clear Input (Active LOW)  
0.5 U.L.  
0.5 U.L.  
1.0 U.L.  
0.5 U.L.  
0.25 U.L.  
0.25 U.L.  
0.5 U.L.  
0
1
b
D , D  
a
E
CL  
0.25 U.L.  
Q
Q
–Q  
–Q  
,
3a  
3b  
0a  
0b  
Parallel Latch Outputs (Note b)  
10 U.L.  
5 (2.5) U.L.  
NOTES:  
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial  
(74) Temperature Ranges.  
FAST AND LS TTL DATA  
5-421  

与SN74LS256D相关器件

型号 品牌 获取价格 描述 数据表
SN74LS256DR2 MOTOROLA

获取价格

LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16
SN74LS256J MOTOROLA

获取价格

D Latch, 2-Func, 4-Bit, TTL, CDIP16
SN74LS256JD MOTOROLA

获取价格

LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16
SN74LS256JDS MOTOROLA

获取价格

LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16
SN74LS256N MOTOROLA

获取价格

DUAL 4-BIT ADDRESSABLE LATCH
SN74LS256ND MOTOROLA

获取价格

LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16
SN74LS256NDS MOTOROLA

获取价格

暂无描述
SN74LS256NS MOTOROLA

获取价格

暂无描述
SN74LS256W MOTOROLA

获取价格

IC,LATCH,DUAL,4-BIT,LS-TTL,FP,16PIN,CERAMIC
SN74LS257 ONSEMI

获取价格

LOW POWER SCHOTTKY