5秒后页面跳转
SN74ALS280_07 PDF预览

SN74ALS280_07

更新时间: 2024-09-30 05:17:51
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
14页 487K
描述
9-BIT PARITY GENERATORS/CHECKETS

SN74ALS280_07 数据手册

 浏览型号SN74ALS280_07的Datasheet PDF文件第2页浏览型号SN74ALS280_07的Datasheet PDF文件第3页浏览型号SN74ALS280_07的Datasheet PDF文件第4页浏览型号SN74ALS280_07的Datasheet PDF文件第5页浏览型号SN74ALS280_07的Datasheet PDF文件第6页浏览型号SN74ALS280_07的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢀ ꢆꢇ ꢈ ꢉ ꢊꢀ ꢁꢂ ꢃꢄ ꢀꢆ ꢇꢈ  
ꢋ ꢌꢍꢎ ꢏꢊ ꢐꢄꢑꢎ ꢏ ꢒꢊꢓ ꢔ ꢁꢔꢑꢄꢏꢕ ꢑꢀꢖ ꢗꢘꢔ ꢗꢙ ꢔ ꢑꢀ  
SDAS038C − DECEMBER 1982 − REVISED DECEMBER 1994  
D OR N PACKAGE  
(TOP VIEW)  
Generate Either Odd or Even Parity for Nine  
Data Lines  
Cascadable for n-Bit Parity  
G
H
NC  
V
F
E
D
C
B
A
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
CC  
Can Be Used to Upgrade Existing Systems  
Using MSI Parity Circuits  
Package Options Include Plastic  
Small-Outline (D) Packages and Standard  
Plastic (N) 300-mil DIPs  
I
Σ EVEN  
Σ ODD  
GND  
8
description  
NC − No internal connection  
These universal 9-bit parity generators/checkers  
utilize advanced Schottky high-performance  
circuitry and feature odd (Σ ODD) and even (Σ EVEN) outputs to facilitate operation of either odd- or even-parity  
applications. The word-length capability is easily expanded by cascading.  
These devices can be used to upgrade the performance of most systems utilizing the SN74ALS180 and  
SN74AS180 parity generators/checkers. Although the SN74ALS280 and SN74AS280 are implemented without  
expander inputs, the corresponding function is provided by the availability of an input (I) at terminal 4 and the  
absence of any internal connection at terminal 3. This permits the SN74ALS280 and SN74AS280 to be  
substituted for the SN74ALS180 and SN74AS180 in existing designs to produce an identical function even if  
the devices are mixed with existing SN74ALS180 and SN74AS180 devices.  
All SN74AS280 inputs are buffered to lower the drive requirements.  
The SN74ALS280 and SN74AS280 are characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
NO. OF INPUTS  
A−I  
THAT ARE HIGH  
OUTPUTS  
Σ EVEN  
Σ ODD  
0, 2, 4, 6, 8  
1, 3, 5, 7, 9  
H
L
L
H
logic symbol  
2k  
8
A
B
C
D
E
F
G
H
I
9
10  
11  
12  
13  
1
5
6
Σ EVEN  
Σ ODD  
2
4
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
ꢏꢨ  
Copyright 1994, Texas Instruments Incorporated  
ꢤ ꢨ ꢥ ꢤꢝ ꢞꢲ ꢠꢟ ꢣ ꢫꢫ ꢩꢣ ꢡ ꢣ ꢢ ꢨ ꢤ ꢨ ꢡ ꢥ ꢭ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74ALS280_07相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS280D TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74ALS280D3 TI

获取价格

IC,PARITY GENERATOR/CHECKER,ALS-TTL,SOP,14PIN,PLASTIC
SN74ALS280DE4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74ALS280DG4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKETS
SN74ALS280DP3 TI

获取价格

IC,PARITY GENERATOR/CHECKER,ALS-TTL,SOP,14PIN,PLASTIC
SN74ALS280DR TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74ALS280DRE4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74ALS280DRG4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKETS
SN74ALS280FN TI

获取价格

ALS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PQCC20
SN74ALS280N TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS