SLGSSTVF16859H/V
DDR 13 to 26 Bit Registered Buffer
Applications:
•
•
•
PC1600/2100/2700/3200 DDR memory modules
1:2 Outputs for stacked DDR DIMMS
SSTL_2 compatible data registers
Features:
Pin Configuration
•
•
•
•
•
Compatible with JEDEC standard SSTV16859
Differential Clock inputs
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Q13A
Q12A
Q11A
Q10A
Q9A
VDDQ
GND
D13
1
SSTL_2 data input signaling
2
Supports SSTL_2 class I output specifications
Output circuitry minimizes effects of SSO
and unterminated lines
3
D12
4
VDD
VDDQ
GND
D11
5
VDDQ
GND
Q8A
6
•
•
•
•
LVCMOS input levels on RESET pin
2.3V-2.7V Operation for PC1600/2100/2700
2.5V-2.7V Operation for PC3200
Max Clock frequency > 210MHz
7
8
Q7A
D10
9
Q6A
D9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
Q5A
GND
D8
Q4A
Q3A
D7
Q2A
RESET
GND
CLK
CLK
VDDQ
VDD
VREF
D6
GND
Q1A
Block Diagram
Q13B
VDDQ
Q12B
Q11B
Q10B
Q9B
48
CLK
49
CLK
GND
D5
Q8B
Q7B
D4
Q6B
D3
16
32
51
35
.
.
RESET
R
Q1A
Q1B
GND
VDDQ
Q5B
GND
VDDQ
VDD
D2
.
.
CLK
D1
D1
Q4B
Q3B
D1
45
Q2B
.
GND
VDDQ
VREF
Q1B
64-Pin TSSOP
6.1mm body, 0.50mm pitch
To 12 other channels
Truth Table
Notes:
1. H = High Signal Level
L = Low Signal Level
= Transition LOW-to-HIGH
= Transition HIGH-to-LOW
X = Don’t care
Q Outputs
Q
Inputs
RESET CLK
CLK
X, or
D
X, or
L
X, or
L
Floating Floating Floating
H
H
H
H
L
H
L
2. Output level prior to indicated steady state
input conditions established.
(2)
L or H L or H
X
Q0
Silego Technology Inc.
(408) 327-8800
PRELIMINARY
1
Data is subject to change.
May 28, 2003