5秒后页面跳转
QL7180-4PS484C PDF预览

QL7180-4PS484C

更新时间: 2024-02-21 08:48:32
品牌 Logo 应用领域
其他 - ETC 可编程逻辑
页数 文件大小 规格书
26页 313K
描述
USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN

QL7180-4PS484C 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact Manufacturer零件包装代码:BGA
包装说明:BGA, BGA484,22X22,40针数:484
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.39.00.01风险等级:5.29
其他特性:MAXIMUM GATES UPTO 662208CLB-Max的组合延迟:2.323 ns
JESD-30 代码:S-PBGA-B484长度:23 mm
湿度敏感等级:3可配置逻辑块数量:4032
端子数量:484最高工作温度:125 °C
最低工作温度:-55 °C组织:4032 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA484,22X22,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):NOT SPECIFIED
电源:2.5,2.5/3.3 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:2.34 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.7 V
最小供电电压:2.3 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:23 mm
Base Number Matches:1

QL7180-4PS484C 数据手册

 浏览型号QL7180-4PS484C的Datasheet PDF文件第2页浏览型号QL7180-4PS484C的Datasheet PDF文件第3页浏览型号QL7180-4PS484C的Datasheet PDF文件第4页浏览型号QL7180-4PS484C的Datasheet PDF文件第5页浏览型号QL7180-4PS484C的Datasheet PDF文件第6页浏览型号QL7180-4PS484C的Datasheet PDF文件第7页 
QL7180 DSP Data Sheet  
Combining Embedded DSP Blocks, Performance, Density  
and Embedded RAM  
• • • • • •  
1.0 Device Highlights  
Clock Network  
High Speed Customizable Logic  
9 global clock networks  
1 dedicated, 8 programmable  
0.25u, 5 layer metal CMOS process  
2.5 V Vcc, 2.5 / 3.3 V drive capable I/O  
512 programmable I/O  
16 I/O (high drive) networks:  
2 banks per I/O  
4,032 Logic Cells  
660,000 max system gates  
20 Quad-net networks: 5 per quadrant  
Muxed based architecture,  
Programmable I/O  
non-volatile technology  
Completely customizable for any  
High performance enhanced I/O:  
digital applications  
less than 3 ns Tco  
Programmable slew rate control  
Programmable I/O standards  
Dual Port SRAM  
LVTTL, LVCMOS, PCI, GTL+, SSTL2,  
36 blocks of dual-port SRAM  
and SSTL3  
2,304 bit dual port high performance  
8 independent I/O banks  
SRAM Blocks  
3 register configuration: Input, Output, OE  
Total of 82,900 bits  
RAM / ROM / FIFO Wizard for automatic  
configuration  
Parameterized IP  
Configurable and cascadable  
Free parameterized IP administered with a  
Array sizes of 2, 4, 9, and 18  
< 3 ns access times, 300+ MHz FIFO  
DSP Wizard  
Supports multiple and hierarchical IP  
instantiations  
Applications  
Signal processing operators  
Signal processing functions  
Networking / communications for VoIP  
Speech / voice processing  
Channel coding  
Figure 1: Embedded QuickDSP Block Diagram  
QL7180 QuickDSPTM Data Sheet Rev B  
1

与QL7180-4PS484C相关器件

型号 品牌 获取价格 描述 数据表
QL7180-4PS484I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN
QL7180-4PS484M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN
QL7180-4PS672C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|672PIN
QL7180-4PS672I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|672PIN
QL7180-4PS672M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|672PIN
QL7180-4PT280C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7180-4PT280I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7180-4PT280M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7180-5PB516C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|516PIN
QL7180-5PB516I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|516PIN