5秒后页面跳转
QL7100-4PT280I PDF预览

QL7100-4PT280I

更新时间: 2024-02-23 21:59:50
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
24页 266K
描述
USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN

QL7100-4PT280I 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:LFBGA, BGA280,19X19,32针数:280
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N其他特性:MAXIMUM GATES UPTO 292160
CLB-Max的组合延迟:2.323 nsJESD-30 代码:S-PBGA-B280
长度:17 mm湿度敏感等级:3
可配置逻辑块数量:960端子数量:280
最高工作温度:125 °C最低工作温度:-55 °C
组织:960 CLBS封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA280,19X19,32
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5,2.5/3.3 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:1.5 mm子类别:Field Programmable Gate Arrays
最大供电电压:2.7 V最小供电电压:2.3 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:17 mmBase Number Matches:1

QL7100-4PT280I 数据手册

 浏览型号QL7100-4PT280I的Datasheet PDF文件第2页浏览型号QL7100-4PT280I的Datasheet PDF文件第3页浏览型号QL7100-4PT280I的Datasheet PDF文件第4页浏览型号QL7100-4PT280I的Datasheet PDF文件第5页浏览型号QL7100-4PT280I的Datasheet PDF文件第6页浏览型号QL7100-4PT280I的Datasheet PDF文件第7页 
QL7100 QuickDSP Data Sheet  
Combining Embedded DSP Blocks, Performance, Density,  
and Embedded RAM  
• • • • • •  
1.0 Device Highlights  
Clock Network  
High Speed Customizable Logic  
9 global clock networks  
1 dedicated, 8 programmable  
0.25u, 5 layer metal CMOS process  
2.5 V Vcc, 2.5 / 3.3 V drive capable I/O  
256 programmable I/O  
16 I/O (high drive) networks:  
2 banks per I/O  
960 Logic Cells  
292,000 max system gates  
20 Quad-net networks: 5 per quadrant  
Muxed based architecture,  
Programmable I/O  
non-volatile technology  
Completely customizable for any  
High performance enhanced I/O:  
digital applications  
less than 3 ns Tco  
Programmable slew rate control  
Programmable I/O standards  
Dual Port SRAM  
LVTTL, LVCMOS, PCI, GTL+, SSTL2,  
36 blocks of dual-port SRAM  
and SSTL3  
2,304 bit dual port high performance  
8 independent I/O banks  
SRAM Blocks  
3 register configuration: Input, Output, OE  
Total of 82,900 bits  
RAM / ROM / FIFO Wizard for automatic  
configuration  
Parameterized IP  
Configurable and cascadable  
Free parameterized IP administered with a  
Array sizes of 2, 4, 9, and 18  
< 3 ns access times, 300+ MHz FIFO  
DSP Wizard  
Supports multiple and hierarchical IP  
instantiations  
Applications  
Signal processing operators  
Signal processing functions  
Networking / communications for VoIP  
Speech / voice processing  
Channel coding  
Figure 1: Embedded QuickDSP Block Diagram  
QL7100 QuickDSPTM Data Sheet Rev A  
1

与QL7100-4PT280I相关器件

型号 品牌 获取价格 描述 数据表
QL7100-4PT280M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7100-5PB516C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|516PIN
QL7100-5PB516I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|516PIN
QL7100-5PB516M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|516PIN
QL7100-5PS484C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN
QL7100-5PS484I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN
QL7100-5PS484M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|484PIN
QL7100-5PT280C ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7100-5PT280I ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL7100-5PT280M ETC

获取价格

USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN