5秒后页面跳转
PSD4256G6V PDF预览

PSD4256G6V

更新时间: 2024-09-27 23:29:23
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
100页 756K
描述
FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 16-BIT MCUS

PSD4256G6V 数据手册

 浏览型号PSD4256G6V的Datasheet PDF文件第2页浏览型号PSD4256G6V的Datasheet PDF文件第3页浏览型号PSD4256G6V的Datasheet PDF文件第4页浏览型号PSD4256G6V的Datasheet PDF文件第5页浏览型号PSD4256G6V的Datasheet PDF文件第6页浏览型号PSD4256G6V的Datasheet PDF文件第7页 
PSD4256G6V  
Flash In-System Programmable (ISP)  
Peripherals for 16-bit MCUs  
PRELIMINARY DATA  
FEATURES SUMMARY  
PSD provides an integrated solution to 16-bit  
MCU-based applications that includes config-  
urable memories, PLD logic, and I/O:  
High Endurance:  
– 100,000 Erase/WRITE Cycles of Flash Mem-  
ory  
Dual bank Flash memories  
– 1,000 Erase/WRITE Cycles of PLD  
– 15 Year Data Retention  
– 8Mbits of Primary Flash Memory (16 uniform  
sectors, 64Kbyte)  
Single Supply Voltage  
– 512Kbits of Secondary Flash Memory with 4  
sectors  
– 3V (+20%/–10%)  
Memory Speed  
– Concurrent operation: READ from one mem-  
ory while erasing and writing the other  
– 100ns Flash memory and SRAM access time  
for V = 3V (+20%/–10%)  
256Kbits of SRAM (battery-backed)  
PLD with Macrocells  
CC  
– 90ns Flash memory and SRAM access time  
for V = 3.3V (+/–10%)  
CC  
– Over 3000 Gates of PLD: CPLD and DPLD  
– CPLD with 16 Output Macrocells (OMCs) and  
24 Input Macrocells (IMCs)  
Figure 1. 80-lead, Thin, Quad, Flat Package  
– DPLD - user defined internal chip select de-  
coding  
Seven l/O Ports with 52 I/O pins:  
52 individually configurable I/O port pins that  
can be used for the following functions:  
– MCU I/Os  
– PLD I/Os  
– Latched MCU address output  
– Special function I/Os  
– l/O ports may be configured as open-drain  
outputs  
TQFP80 (U)  
In-System Programming (ISP) with JTAG  
– Built-in JTAG compliant serial port allows full-  
chip In-System Programmability  
– Efficient manufacturing allow easy product  
testing and programming  
– Use low cost FlashLINK cable with PC  
Page Register  
– Internal page register that can be used to ex-  
pand the microcontroller address space by a  
factor of 256  
Programmable power management  
December 2002  
1/100  
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.  

与PSD4256G6V相关器件

型号 品牌 获取价格 描述 数据表
PSD4256G6V-10U STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-10UI STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-10UII STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-10UIT STMICROELECTRONICS

获取价格

Flash In-System Programmable ISP Peripherals for 16-bit MCUs
PSD4256G6V-10UT STMICROELECTRONICS

获取价格

Flash In-System Programmable ISP Peripherals for 16-bit MCUs
PSD4256G6V-12U STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-12UI STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-12UII STMICROELECTRONICS

获取价格

Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PSD4256G6V-12UIT STMICROELECTRONICS

获取价格

Flash In-System Programmable ISP Peripherals for 16-bit MCUs
PSD4256G6V-12UT STMICROELECTRONICS

获取价格

Flash In-System Programmable ISP Peripherals for 16-bit MCUs