5秒后页面跳转
PI90LVT211QE PDF预览

PI90LVT211QE

更新时间: 2024-01-16 10:11:37
品牌 Logo 应用领域
百利通 - PERICOM 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 186K
描述
1:6 Differential Clock Distribution Chip

PI90LVT211QE 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:0.150 INCH, GREEN, QSOP-28针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.82
Is Samacsys:N系列:90LV
输入调节:DIFFERENTIAL MUXJESD-30 代码:R-PDSO-G28
JESD-609代码:e3长度:9.9065 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:28实输出次数:6
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP28,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:3.6 ns传播延迟(tpd):3.4 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.1 ns
座面最大高度:1.75 mm子类别:Clock Drivers
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

PI90LVT211QE 数据手册

 浏览型号PI90LVT211QE的Datasheet PDF文件第2页浏览型号PI90LVT211QE的Datasheet PDF文件第3页浏览型号PI90LVT211QE的Datasheet PDF文件第4页浏览型号PI90LVT211QE的Datasheet PDF文件第5页浏览型号PI90LVT211QE的Datasheet PDF文件第6页浏览型号PI90LVT211QE的Datasheet PDF文件第7页 
PI90LV211/PI90LVT211  
1:6 Differential Clock Distribution Chip  
Description  
Features  
ThePI90LV211implementslowvoltagedifferentialsignaling(LVDS)  
to achieve clocking rates as high as 320 MHz with low skew. The  
PI90LV211isalowskew1:6fanoutdevicedesignedexplicitlyforlow  
skew clock distribution applications. The device features a multi-  
plexedclockinputtoallowforthedistributionofalowerspeedscan  
ortestclockwiththehigh-speedsystemclock.WhenLOW theSEL  
pin will select the differential clock input.  
Both a common enable and individual output enables are provided.  
WhenassertedthepositiveoutputwillgoLOWonthenextnegative  
transition of the CLK (or SCLK) input. The enable function is  
synchronoussothattheoutputswillonlybeenabled/disabledwhen  
they are already in the LOW state. This avoids any chance of  
generating a runt clock pulse when the device is enabled/disabled  
as can happen with an asynchronous control. The internal flip flop  
is clocked on the falling edge of the input clock, therefore all  
associated specification limits are referenced to the negative edge  
of the clock input.  
• MeetsorExceedsRequirementsofANSITIA/EIA-644-1995  
• Designed for Clocking Rates up to 320MHz  
Operates from a single 3.3-V Supply  
Low-VoltageDifferentialSignaling(LVDS)withOutput  
Voltagesof±350mVintoa100-ohmload  
Choice between LVDS or TTL clock input  
Synchronous Enable/Disable  
Multiplexedclockinput  
– Internal 300 kohm pullup resistor on all control pins  
CLKandCLKhave110-ohmtermination(PI90LVT211)  
Common and individual Enable/Disable control  
50ps Output-to-Output Skew  
±24psPeriodJitter  
Bus Pins are High Impedance when disabled or with V <1.5V  
CC  
TTL Inputs are 5V Tolerant  
Power Dissipation at 300 MHz  
P190LV211 isfunctionallycompatiblewithMotorola’s  
(PECL)MC10E211/MC100E211  
>12kVESDProtection  
Individual synchronous enable controls and multiplexed clock in-  
puts make this device ideal as the first level distribution unit in a  
distributiontree. Theindividualenablescouldbeusedtoallowforthe  
disabling of individual cards on a backplane in fault tolerant designs.  
Packaging(Pb-free&Greenavailable):  
-28-pinTSSOP(L)  
-28-pin QSOP(Q)  
FunctionTable  
BlockDiagram&PinConfiguration  
CLK/CLK SCLK SEL ENx CEN CLK OUT (±)  
H/L  
X
X
H/L  
L
H
X
H
L
L
H
L
L
L
L
H
CLK  
SCLK  
Z*  
VCC  
EN1  
1
2
28  
27  
VCC  
D
CLK1OUT+  
26  
Z**  
CLK1OUT–  
3
4
Q
Q
GND  
EN2  
25  
24  
D
*
ENx disables individual banks  
CLK2OUT+  
CLK2OUT–  
5
6
1
SCLK  
CLK  
** CEN disables all six banks  
= NegativetransitionofCLKorSCLK  
Z = High Impedance  
PI90LVT211  
Only  
110Ω  
23  
22  
D
D
CLK3OUT+  
CLK3OUT–  
7
0
CLK  
EN3  
8
9
Q
Q
21  
20  
CLK4OUT+  
CLK4OUT–  
SEL  
EN4  
10  
19  
18  
D
D
CLK5OUT+  
CLK5OUT–  
11  
12  
EN5  
EN6  
Q
Q
17  
16  
CLK6OUT+  
CLK6OUT–  
13  
14  
CEN  
GND  
15  
GND  
PS8535C  
10/04/04  
1

与PI90LVT211QE相关器件

型号 品牌 描述 获取价格 数据表
PI90LVT211QX PERICOM 暂无描述

获取价格

PI90LVT3486 PERICOM LVDS High-Speed Differential Line Receivers

获取价格

PI90LVT3486L PERICOM LVDS High-Speed Differential Line Receivers

获取价格

PI90LVT3486LE PERICOM LVDS High-Speed Differential Line Receivers

获取价格

PI90LVT3486W PERICOM LVDS High-Speed Differential Line Receivers

获取价格

PI90LVT3486WE PERICOM LVDS High-Speed Differential Line Receivers

获取价格