5秒后页面跳转
PER_3_p PDF预览

PER_3_p

更新时间: 2022-04-16 10:55:34
品牌 Logo 应用领域
英特尔 - INTEL 局域网
页数 文件大小 规格书
34页 836K
描述
LAN Access Division

PER_3_p 数据手册

 浏览型号PER_3_p的Datasheet PDF文件第28页浏览型号PER_3_p的Datasheet PDF文件第29页浏览型号PER_3_p的Datasheet PDF文件第30页浏览型号PER_3_p的Datasheet PDF文件第31页浏览型号PER_3_p的Datasheet PDF文件第32页浏览型号PER_3_p的Datasheet PDF文件第33页 
Software Clarifications - Intel® 82576EB GbE Controller  
1.5.5  
Software Clarifications  
Applies to Intel drivers.  
1. While In TCP Segmentation Offload, Each Buffer is Limited to 64 KB  
Clarification: The 82576 supports 256 KB TCP packets; however, each buffer is limited to 64 KB since  
the data length field in the transmit descriptor is only 16 bits. This restriction increases  
driver implementation complexity if the operating system passes down a scatter/gather  
element greater than 64KB in length. This can be avoided by limiting the offload size to  
64 KB.  
Investigation has concluded that the increase in data transfer size does not provide any  
noticeable improvements in LAN performance. As a result, Intel network software drivers  
limit the data transfer size in all drivers to 64 KB.  
Please note that Linux operating systems only support 64 KB data transfers.  
For further details about how Intel network software drivers address this issue, refer to  
Technical Advisory TA-191.  
Return to Summary  
2. Serial Interfaces Programmed By Bit Banging  
Clarification: When bit-banging on a serial interface (such as SPI, I2C, or MDIO), it is often necessary  
to perform consecutive register writes with a minimum delay between them. However,  
simply inserting a software delay between the writes can be unreliable due to hardware  
delays on the CPU and PCIe interfaces. The delay at the final hardware interface might be  
less than intended if the first write is delayed by hardware more than the second write.  
To prevent such problems, a register read should be inserted between the first register  
write and the software delay, i.e. “write”, “read”, “software delay”, “write”.  
Return to Summary  
3. PF/VF Drivers Should Configure Registers That Are Not Reset By VFLR  
Clarification: The following registers are not reset by VFLR and need to be configured by PF or VF in  
case of a change to a new configuration (such as VF OS transition):  
RDH/T, TDH/T, PSRTYPE, SRRCTL, RXDCTL, TXDCTL, TDWBAL/H, RXCTRL, TXCTRL  
Return to Summary  
§ §  
Intel® 82576EB GbE Controller  
Specification Update  
34  
Revision: 2.85  
September 2012  

与PER_3_p相关器件

型号 品牌 描述 获取价格 数据表
PER05 EDI FAST RECOVERY SINGLE-PHASE FULL-WAVE BRIDGE 4.0 AMPERES FOR P.C. BOARD MOUNTING

获取价格

PER10 EDI FAST RECOVERY SINGLE-PHASE FULL-WAVE BRIDGE 4.0 AMPERES FOR P.C. BOARD MOUNTING

获取价格

PER100 EDI FAST RECOVERY SINGLE-PHASE FULL-WAVE BRIDGE 4.0 AMPERES FOR P.C. BOARD MOUNTING

获取价格

PER-1100 AAEON Riser card for EMB-830

获取价格

PER-1110 AAEON Riser Card For Compact Board And Mini-ITX Series

获取价格

PER20 EDI FAST RECOVERY SINGLE-PHASE FULL-WAVE BRIDGE 4.0 AMPERES FOR P.C. BOARD MOUNTING

获取价格