Datasheet > 逻辑 > 时钟驱动器> PCS2P99446G-32-ER

PCS2P99446G-32-ER

更新时间： 2024-01-19 16:59:58

品牌	Logo	应用领域
PULSECORE		时钟
页数	文件大小	规格书
14页	573K
描述
2.5V and 3.3V LVCMOS Clock Distribution Buffer

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCS2P99446G-32-ER 技术参数

生命周期：	Obsolete	包装说明：	7 X 7 MM, GREEN, LQFP-32
Reach Compliance Code：	unknown	风险等级：	5.84
系列：	99446	输入调节：	DIFFERENTIAL MUX
JESD-30 代码：	S-PQFP-G32	长度：	7 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	功能数量：	1
反相输出次数：		端子数量：	32
实输出次数：	10	最高工作温度：	70 °C
最低工作温度：		输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	LQFP
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE
传播延迟（tpd）：	5.6 ns	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.35 ns	座面最大高度：	1.6 mm
最大供电电压 (Vsup)：	3.465 V	最小供电电压 (Vsup)：	3.135 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	0.8 mm	端子位置：	QUAD
宽度：	7 mm	最小 fmax：	250 MHz
Base Number Matches：	1

PCS2P99446G-32-ER 数据手册

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第2页

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第3页

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第4页

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第5页

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第6页

浏览型号PCS2P99446G-32-ER的Datasheet PDF文件第7页

September 2006

rev 0.5

PCS2I99446

2.5V and 3.3V LVCMOS Clock Distribution Buffer

Features

is specified for the extended temperature range of -40°C to

85°C.

•

Configurable 10 outputs LVCMOS clock

distribution buffer

Compatible to single, dual and mixed 3.3V/2.5V

Voltage supply

Wide range output clock frequency up to 250MHz

Designed for mid-range to high-performance

telecom, networking and computer applications

Supports applications requiring clock redundancy

Max. output skew of 200pS (150pS within one

bank)

Selectable output configurations per output bank

Tristatable outputs

32 lead LQFP & TQFP Packages

Pin and Function compatible with MPC9446

Ambient operating temperature range of

-40 to 85°C

The PCS2I99446 is a full static fanout buffer design

supporting clock frequencies up to 250MHz. The signals

are generated and retimed on-chip to ensure minimal skew

between the three output banks. Two independent

LVCMOS compatible clock inputs are available. This

feature supports redundant clock sources or the addition of

a test clock into the system design. Each of the three

output banks can be individually supplied by 2.5V or 3.3V

supporting mixed voltage applications. The FSELx pins

choose between division of the input reference frequency

by one or two. The frequency divider can be set individually

for each of the three output banks. The PCS2I99446 can

be reset and the outputs are disabled by deasserting the

MR/OE pin (logic high state). Asserting MR/OE will enable

the outputs.

•

All inputs accept LVCMOS signals while the outputs

provide LVCMOS compatible levels with the capability to

drive terminated 50Ω transmission lines. Please consult the

PCS2I99456 specification for a 1:10 mixed voltage buffer

with LVPECL compatible inputs. For series terminated

transmission lines, each of the PCS2I99446 outputs can

drive one or two traces giving the devices an effective

fanout of 1:20. The device is packaged in a 7x7mm²32-

lead LQFP and TQFP Packages.

Functional Description

The PCS2I99446 is a 2.5V and 3.3V compatible 1:10 clock

distribution buffer designed for low-voltage mid-range to

high-performance telecom, networking and computing

applications. Both 3.3V, 2.5V and dual supply voltages are

supported for mixed-voltage applications. The PCS2I99446

offers 10 low-skew outputs and 2 selectable inputs for clock

redundancy. The outputs are configurable and support 1:1

and 1:2 output to input frequency ratios. The PCS2I99446

PulseCore Semiconductor Corporation

1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018

www.pulsecoresemi.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...14

中文翻译

下载PDF

与PCS2P99446G-32-ER相关器件

型号	品牌	获取价格	描述	数据表
PCS2P99446G-32-ET	PULSECORE	获取价格	2.5V and 3.3V LVCMOS Clock Distribution Buffer
PCS2P99446G-32-LR	PULSECORE	获取价格	2.5V and 3.3V LVCMOS Clock Distribution Buffer
PCS2P99446G-32-LT	PULSECORE	获取价格	2.5V and 3.3V LVCMOS Clock Distribution Buffer
PCS2P99447G-32-ER	PULSECORE	获取价格	3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
PCS2P99447G-32-ET	PULSECORE	获取价格	3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
PCS2P99447G-32-LR	PULSECORE	获取价格	3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
PCS2P99447G-32-LT	PULSECORE	获取价格	3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
PCS2P99448G-32-ER	PULSECORE	获取价格	3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
PCS2P99448G-32-ET	PULSECORE	获取价格	3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
PCS2P99448G-32-LR	PULSECORE	获取价格	3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer

与PCS2P99446G-32-ER相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

16
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

16
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

14
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

16

产品中心

服务支持

精选活动

关于我们

帮助中心

PCS2P99446G-32-ER

PCS2P99446G-32-ER 技术参数

PCS2P99446G-32-ER 数据手册

与PCS2P99446G-32-ER相关器件

与PCS2P99446G-32-ER相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCS2P99446G-32-ER

PCS2P99446G-32-ER 技术参数

PCS2P99446G-32-ER 数据手册

与PCS2P99446G-32-ER相关器件

与PCS2P99446G-32-ER相关文章

您还可以找

您在本页遇到什么问题？