Datasheet > MPQ4322-AEC1

MPQ4322-AEC1

更新时间： 2024-04-09 19:03:27

品牌	Logo	应用领域
芯源 - MPS		/
页数	文件大小	规格书
43页	3735K
描述
42V 负载突降容限、2A、超紧凑、低静态电流（IQ）同步降压变换器，符合 AEC-Q100 认证

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPQ4322-AEC1 数据手册

MPQ4322 – 42V LOAD DUMP, 2A, LOW-I_Q, SYNC STEP-DOWN CONVERTER, AEC-Q100

PIN FUNCTIONS

Pin #

Name Description

1, 11

PGND Power ground.

Input supply. The VIN pins supply power to the internal control circuitry and the power

MOSFET connected to the SW pin. The two VIN pins are connected internally. Place a

decoupling capacitor connected to PGND as close as possible to each VIN pin to minimize

switching spikes.

2, 10

VIN

Bootstrap. The BOOT pin is the positive power supply for the high-side MOSFET (HS-FET)

driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.

BOOT

FREQ

Switching frequency configuration. Connect a resistor between the FREQ pin and AGND

to set the switching frequency (f_SW).

Bias supply. The VCC pin is the output of the internal regulator that supplies power to the

internal control circuit and gate drivers. Place a minimum 1μF decoupling capacitor between

VCC and AGND. The capacitor should be placed as close as possible to VCC.

VCC

AGND Analog ground.

Feedback input. The FB pin is the negative input of the error amplifier (EA) (typically 0.8V).

For the fixed-output version, connect FB directly to the output voltage (V_OUT). For the

adjustable-output version, connect FB to the middle point of the external feedback divider

between the output and AGND to set V_OUT

Power good output. The PG pin is an open-drain output. If PG is used, connect PG to a

power source via a pull-up resistor. If V_OUTis within 94.5% to 105.5% of the nominal voltage,

then PG goes high. If V_OUTexceeds 107% or drops below 93% of the nominal voltage, then

PG goes low. Float PG if not used.

Enable. Pull the EN pin above 1.02V to turn the converter on; pull EN below 0.85V to turn it

off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.

Switch node. The SW pin is the source of the HS-FET and the drain of the low-side

MOSFET (LS-FET).

MPQ4322 Rev. 1.0

4/6/2023

MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

1 2 3 456 7 8...43

下载PDF

与MPQ4322-AEC1相关器件

型号	品牌	描述	获取价格	数据表
MPQ4323-AEC1	MPS	42V 负载突降容限、3A、低静态电流 (IQ)、超紧凑型同步降压变换器，符合 AEC-Q	获取价格
MPQ4323C-AEC1	MPS	42V 负载突降容限、3A、超紧凑同步降压变换器，符合 AEC-Q100 认证	获取价格
MPQ4324E-AEC1	MPS	42V负载突降（Load Dump）容限、4A 峰值电流、超紧凑、低静态电流（IQ）同步降	获取价格
MPQ4340-AEC1	MPS	多相 36V、4A、超低静态电流同步降压变换器，符合 AEC-Q100 认证	获取价格
MPQ4341-AEC1	MPS	多相 36V、5A、超低静态电流同步降压变换器，符合 AEC-Q100 认证	获取价格
MPQ4345-AEC1	MPS	36V、2A、超低静态电流同步降压变换器，符合 AEC-Q100 认证	获取价格