5秒后页面跳转
MM74HC137N PDF预览

MM74HC137N

更新时间: 2024-01-27 23:49:49
品牌 Logo 应用领域
美国国家半导体 - NSC 解码器驱动器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 125K
描述
3-to-8 Line Decoder With Address Latches (Inverted Output)

MM74HC137N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
风险等级:5.92JESD-30 代码:R-PDIP-T16
JESD-609代码:e0逻辑集成电路类型:OTHER DECODER/DRIVER
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:2/6 V
认证状态:Not Qualified子类别:Decoder/Drivers
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL

MM74HC137N 数据手册

 浏览型号MM74HC137N的Datasheet PDF文件第2页浏览型号MM74HC137N的Datasheet PDF文件第3页浏览型号MM74HC137N的Datasheet PDF文件第4页浏览型号MM74HC137N的Datasheet PDF文件第5页浏览型号MM74HC137N的Datasheet PDF文件第6页 
November 1995  
MM54HC137/MM74HC137 3-to-8 Line  
Decoder With Address Latches  
(Inverted Output)  
General Description  
This device utilizes advanced silicon-gate CMOS technolo-  
gy, to implement a three-to-eight line decoder with latches  
on the three address inputs. When GL goes from low to  
high, the address present at the select inputs (A, B and C) is  
stored in the latches. As long as GL remains high no ad-  
dress changes will be recognized. Output enable controls,  
G1 and G2, control the state of the outputs independently of  
the select or latch-enable inputs. All of the outputs are high  
unless G1 is high and G2 is low. The HC137 is ideally suited  
for the implementation of glitch-free decoders in stored-ad-  
dress applications in bus oriented systems.  
The 54HC/74HC logic family is speed, function and pin-out  
compatible with the standard 54LS/74LS logic family. All  
inputs are protected from damage due to static discharge by  
diodes to V  
and ground.  
CC  
Features  
Y
Typical propagation delay: 20 ns  
Y
Y
Y
Wide supply range: 26V  
Latched inputs for easy interfacing.  
Fanout of 10 LS-TTL loads.  
Connection and Functional Block Diagrams  
Dual-In-Line Package  
TL/F/5310–1  
Order Number MM54HC137  
or MM74HC137  
TL/F/5310–2  
C
1995 National Semiconductor Corporation  
TL/F/5310  
RRD-B30M115/Printed in U. S. A.  

与MM74HC137N相关器件

型号 品牌 获取价格 描述 数据表
MM74HC137N/B+ TI

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC138 FAIRCHILD

获取价格

3-to-8 Line Decoder
MM74HC138J ETC

获取价格

3-To-8-Line Demultiplexer
MM74HC138J/A+ ETC

获取价格

3-To-8-Line Demultiplexer
MM74HC138M FAIRCHILD

获取价格

3-to-8 Line Decoder
MM74HC138M ONSEMI

获取价格

3-8 线路解码器
MM74HC138M/A+ ETC

获取价格

3-To-8-Line Demultiplexer
MM74HC138MTC FAIRCHILD

获取价格

3-to-8 Line Decoder
MM74HC138MTC ONSEMI

获取价格

3-8 线路解码器
MM74HC138MTCX ONSEMI

获取价格

3-8 线路解码器