MIC74
Micrel
Register Descriptions
Device Configuration Register
DEV_CFG
Output Configuration Register
OUT_CFG
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
Always write as zero.
FAN
IE
OUT7 OUT6 OUT5 OUT4 OUT3 OUT2 OUT1 OUT0
Power-On Default Value: 0000 0000 , 00
Power-On Default Value: 0000 0000 , 00
b
h
h
b
h
h
Interrupts disabled
Not in Fan Mode
all outputs open-drain
Command_byte addess: 0000 0010 , 02
b
Command_byte addess: 0000 0000 , 00
Type:
8-bits, read/write
b
Type:
8-bits, read/write
Bit Name: OUTn
Bit Name: IE
Function: Selects output driver configuration of Pn when
Pn is configured as an output.
Function: Global interrupt enable.
Operation: 1 = enabled
0 = disabled
Operation: 1 = push-pull
0 = open-drain
Notes:
If Fan Mode is selected, that is, the FAN bit of
the DEV_CFG register is set to one, P[7:4] are
automatically configured as open-drain
Bit Name: FAN
Function: Selects Fan Mode
(P[7:4] vs. /FS[2:0], /SHDN)
outputs. They are then referred to as /FS[2:0]
and /SHDN. The OUT_CFG register has no
effect on these I/O bits while in Fan Mode.
Operation: 1 = Fan Mode
0 = I/O Mode
Bit Name: D[2] through D[6]
Function: Reserved
Operation: Reserved—always write as zero
Data Direction Register
DIR
Status Register
STATUS
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
D[7]
D[6]
D[5]
D[4]
S4
D[3]
D[2]
D[1]
D[0]
DIR7 DIR6 DIR5 DIR4 DIR3 DIR2 DIR1 DIR0
S7
S6
S5
S3
S2
S1
S0
Power-On Default Value: 0000 0000 , 00
Power-On Default Value: 0000 0000 , 00
b
h
h
b
h
h
all Pn’s configured as inputs
no interrupts pending
Command_byte addess: 0000 0001 , 01
Command_byte addess: 0000 0011 , 03
b
b
Type:
8-bits, read/write
Type:
8-bits, read only
Bit Name: DIRn
Bit Name: Sn
Function: Selects data direction, input or output, of Pn
Function: Flag for Pn input-change event when Pn is
configured as an input; Sn is set when the
corresponding input changes state.
Operation: 1 = output
0 = input
Operation: 1 = change occured
0 = no change occured
Notes:
If Fan Mode is selected, that is, the FAN bit of
the DEV_CFG register is set to one, P[7:4] are
automatically configured as open-drain
outputs. They are then referred to as /FS[2:0]
and /SHDN. The DIR register has no effect on
these I/O bits while in Fan Mode.
Notes:
If Fan Mode is selected, that is, the FAN bit of
the DEV_CFG register is set to one, P[7:4] are
automatically configured as open-drain
outputs. They are then referred to as /FS[2:0]
and /SHDN. No interrupts of any kind are
generated by these pins while in Fan Mode.
All status bits are cleared after any read
operation is performed on STATUS.
August 1, 2000
5
MIC74