5秒后页面跳转
MC145554DW PDF预览

MC145554DW

更新时间: 2024-02-06 00:00:16
品牌 Logo 应用领域
LANSDALE 电信集成电路光电二极管PC
页数 文件大小 规格书
18页 1225K
描述
PCM Codec-Filter

MC145554DW 技术参数

生命周期:Active零件包装代码:DIP
包装说明:PLASTIC, DIP-16针数:16
Reach Compliance Code:unknown风险等级:5.68
Is Samacsys:N压伸定律:MU-LAW
滤波器:YESJESD-30 代码:R-PDIP-T16
长度:19.175 mm负电源额定电压:-5 V
功能数量:1端子数量:16
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE认证状态:COMMERCIAL
座面最大高度:4.44 mm标称供电电压:5 V
表面贴装:NO技术:CMOS
电信集成电路类型:PCM CODEC温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

MC145554DW 数据手册

 浏览型号MC145554DW的Datasheet PDF文件第1页浏览型号MC145554DW的Datasheet PDF文件第2页浏览型号MC145554DW的Datasheet PDF文件第3页浏览型号MC145554DW的Datasheet PDF文件第5页浏览型号MC145554DW的Datasheet PDF文件第6页浏览型号MC145554DW的Datasheet PDF文件第7页 
ML145554, ML145557, ML145564, ML145567  
LANSDALE Semiconductor, Inc.  
serial PCM word, clocked by BCLK , out of D . If the FS  
X
amplifier pair can drive 300 to 3.3 V peak.  
X
X
pulse is high for more than eight BCLK periods, the D and  
X
X
TS outputs will remain in a low–impedance state until FS is POWER SUPPLY  
X
X
brought low. The length of the FS pulse is used to determine  
X
whether the transmit and receive digital I/O conforms to the  
Short Frame Sync or to the Long Frame Sync convention.  
GNDA  
Analog Ground  
This terminal is the reference level for all signals, both ana-  
log and digital. It is 0 V.  
TSX  
Transmit Time Slot Indicator  
This is an open–drain output that goes low whenever the D  
output is in a low–impedance state (i.e., during the transmit  
time slot when the PCM word is being output) for enabling a  
PCM bus driver.  
V
X
CC  
Positive Power Supply  
V
CC  
is typically 5 V.  
V
BB  
Negative Power Supply  
ANLB  
Analog Loopback Control Input (ML145564/67 Only)  
V
BB  
is typically – 5 V.  
When held high, this pin causes the input of the transmit RC  
active filter to be disconnected from GS and connected to  
X
FUNCTIONAL DESCRIPTION  
VPO+ for analog loopback testing. This pin is held low in  
normal operation.  
ANALOG INTERFACE AND SIGNAL PATH  
ANALOG  
The transmit portion of these codec–filters includes a  
low–noise gain setting amplifier capable of driving a 600 Ω  
load. Its output is fed to a three–pole anti–aliasing pre–filter.  
This pre–filter incorporates a two–pole Butterworth active  
low–pass filter, and a single passive pole. This pre–filter is  
followed by a single ended–to–differential converter that is  
clocked at 256 kHz. All subsequent analog processing uti-  
lizes fully differential circuitry. The next section is a  
fully–differential, five–pole switched capacitor low–pass fil-  
ter with a 3.4 kHz passband. After this filter is a 3–pole  
switched–capacitor high–pass filter having a cutoff frequen-  
cy of about 200 Hz. This high–pass stage has a transmission  
zero at DC that eliminates any DC coming from the analog  
input or from accumulated operational amplifier offsets in  
the preceding filter stages. The last stage of the high–pass  
filter is an autozeroed sample and hold amplifier.  
GS  
X
Gain–Setting Transmit  
This output of the transmit gain–adjust operational amplifi-  
er is internally connected to the encoder section of the device.  
It must be used in conjunction with VFXI– and VFXI+ to set  
the transmit gain for a maximum signal amplitude of 2.5 V  
peak. This output can drive a 600 load to 2.5 V peak.  
VF I–  
X
Voice–Frequency Transmit Input (Inverting)  
This is the inverting input of the transmit gain–adjust  
operational amplifier.  
VF I+  
X
One bandgap voltage reference generator and  
Voice–Frequency Transmit Input (Non–Inverting)  
digital–to–analog converter (DAC) are shared by the transmit  
and receive sections. The autozeroed, switched–capacitor  
bandgap reference generates precise positive and negative  
reference voltages that are independent of temperature and  
power supply voltage. A binary–weighted capacitor array  
(CDAC) forms the chords of the companding structure,  
while a resistor string (RDAC) implements the linear steps  
within each chord. The encode process uses the DAC, the  
voltage reference, and a frame–by–frame autozeroed com-  
parator to implement a successive–approximation conversion  
algorithm. All of the analog circuitry involved in the data  
conversion the voltage reference, RDAC, CDAC, and com-  
parator are implemented with a differential architecture.  
The receive section includes the DAC described above,  
asample and hold amplifier, a five–pole 3400 Hz switched-  
capacitor low–pass filter with sinX/X correction, and a  
two–pole active smoothing filter to reduce the spectral com-  
ponents of the switched capacitor filter. The output of the  
smoothing filter is a power amplifier that is capable of driv-  
ing a 600 load. The ML145564 and ML145567 add a pair  
of power amplifiers that are connected in a push–pull con-  
figuration; two external resistors set the gain of both of the  
This is the non–inverting input of the transmit gain–adjust  
operational amplifier.  
VF O  
R
Voice–Frequency Receive Output  
This receive analog output is capable of driving a 600 load  
to 2.5 V peak.  
VPI  
Voltage Power Input (ML145564/67 Only)  
This is the inverting input to the first receive power ampli-  
fier. Both of the receive power amplifiers can be powered  
down by connecting this input to V  
.
BB  
VPO–  
Voltage Power Output (Inverted) (ML145564/67 Only)  
This inverted output of the receive push–pull power ampli-  
fiers can drive 300 to 3.3 V peak.  
VPO+  
Voltage Power Output (Non–Inverted) (ML145554/67 Only)  
This non–inverted output of the receive push–pull power  
Page 4 of 18  
www.lansdale.com  
Issue A  

与MC145554DW相关器件

型号 品牌 描述 获取价格 数据表
MC145554DWR2 MOTOROLA MU-LAW, PCM CODEC, PDSO16, PLASTIC, SOP-16

获取价格

MC145554L MOTOROLA 暂无描述

获取价格

MC145554P LANSDALE PCM Codec-Filter

获取价格

MC145557 MOTOROLA PCM Codec-Filter

获取价格

MC145557DW LANSDALE PCM Codec-Filter

获取价格

MC145557DW MOTOROLA PCM Codec, A-Law, 1-Func, CMOS, PDSO16, PLASTIC, SOP-16

获取价格