Datasheet > 微控制器和处理器 > 并行 IO 端口> MAX7324ATG+T

MAX7324ATG+T

更新时间： 2024-01-31 01:22:38

品牌	Logo	应用领域
美信 - MAXIM		/
页数	文件大小	规格书
20页	262K
描述
Parallel I/O Port, 16 I/O, BICMOS, TQFN-24

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MAX7324ATG+T 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFN
包装说明：	HVQCCN, LCC24,.16SQ,20	针数：	24
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.62
JESD-30 代码：	S-XQCC-N24	JESD-609代码：	e0
长度：	4 mm	I/O 线路数量：
端口数量：	1	端子数量：	24
最高工作温度：	125 °C	最低工作温度：	-40 °C
封装主体材料：	UNSPECIFIED	封装代码：	HVQCCN
封装等效代码：	LCC24,.16SQ,20	封装形状：	SQUARE
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	2/5 V	认证状态：	Not Qualified
座面最大高度：	0.8 mm	子类别：	Parallel IO Port
最大供电电压：	5.5 V	最小供电电压：	1.71 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	BICMOS	温度等级：	AUTOMOTIVE
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	NO LEAD
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	4 mm
uPs/uCs/外围集成电路类型：	PARALLEL IO PORT, GENERAL PURPOSE	Base Number Matches：	1

MAX7324ATG+T 数据手册

I C Port Expander with Eight Push-Pull Outputs

and Eight Inputs

Table 1. MAX7319–MAX7329 Family Comparison (continued)

I C

INPUT

INPUTS INTERRUPT

MASK

OPEN-

DRAIN

OUTPUTS OUTPUTS

PUSH-

PULL

PART

SLAVE

ADDRESS

CONFIGURATION

4 I/O, 4 output-only versions:

4 open-drain I/O ports with latching transition

detection interrupt and selectable pullups.

4 push-pull outputs with selectable power-up default

levels.

MAX7323

110xxxx

Up to 4

Up to 8

—

Up to 4

Up to 8

PCF8574-, PCF8574A-compatible versions:

8 open-drain I/O ports with nonlatching transition

detection interrupt and pullups on all ports.

MAX7328

MAX7329

0100xxx

0111xxx

—

A latching interrupt output, INT, is programmed to flag

input data changes on input ports through an interrupt

mask register. By default, data changes on any input

port force INT to a logic-low. The interrupt output INT

and all transition flags are cleared when the MAX7324

is next accessed through the serial interface.

RST Input

The RST input voids any I C transaction involving the

MAX7324, forcing the MAX7324 into the I C STOP con-

dition. A reset does not affect the interrupt output (INT).

Standby Mode

When the serial interface is idle, the MAX7324 automat-

ically enters standby mode, drawing minimal supply

current.

Internal pullup resistors to V+ are selected by the

address select inputs, AD0 and AD2. Pullups are

enabled on the input ports in groups of four (see Table 2).

Slave Address, Power-Up Default Logic

Levels, and Input Pullup Selection

Address inputs AD0 and AD2 determine the MAX7324

slave address and select which inputs have pullup

resistors. Pullups are enabled on the input ports in

groups of four (see Table 2).

Initial Power-Up

On power-up, the transition detection logic is reset, and

INT is deasserted. The interrupt mask register is set to

0xFF, enabling the interrupt output for transitions on all

eight input ports. The transition flags are cleared to

indicate no data changes. The power-up default states

of the eight push-pull outputs are set according to the

The MAX7324 slave address is determined on each I C

transmission, regardless of whether the transmission is

actually addressing the MAX7324. The MAX7324 distin-

guishes whether address inputs AD0 and AD2 are con-

nected to SDA or SCL instead of fixed logic levels V+

or GND during this transmission. This means that the

MAX7324 slave address can be configured dynamical-

ly in the application without cycling the device supply.

I C slave address selection inputs, AD0 and AD1 (see

Table 3).

Power-On Reset

The MAX7324 contains an integral power-on-reset

(POR) circuit that ensures all registers are reset to a

known state on power-up. When V+ rises above V

POR

(1.6V max), the POR circuit releases the registers and

2-wire interface for normal operation. When V+ drops

On initial power-up, the MAX7324 cannot decode the

address inputs AD0 and AD2 fully until the first I C

below V

, the MAX7324 resets all register contents

POR

transmission. AD0 and AD2 initially appear to be con-

nected to V+ or GND. This is important because the

to the POR defaults (Tables 2 and 3).

_______________________________________________________________________________________

1...4 5 678 9 10...20

中文翻译

下载PDF

与MAX7324ATG+T相关器件

型号	品牌	获取价格	描述	数据表
MAX7324ATG-T	MAXIM	获取价格	Parallel I/O Port, 0 I/O, BICMOS, 4 X 4 MM, 0.80 MM HEIGHT, MO-220WGGD-2, TQFN-24
MAX7325	MAXIM	获取价格	I2C Port Expander with Eight Push-Pull Outputs and Eight Inputs
MAX7325	ADI	获取价格	I2C端口扩展器，提供8路推挽式I/O和8个漏极开路I/O
MAX7325_12	MAXIM	获取价格	I2C Port Expander with 8 Push-Pull and 8 Open-Drain I/Os
MAX7325_14	MAXIM	获取价格	I2C Port Expander with 8 Push-Pull and 8 Open-Drain I/Os
MAX7325AEG	ROCHESTER	获取价格	8 I/O, PIA-GENERAL PURPOSE, PDSO24, 0.150 INCH, 0.25 INCH PITCH, MO-137AE, QSOP-24
MAX7325AEG	MAXIM	获取价格	Parallel I/O Port, 8 I/O, BICMOS, PDSO24, 0.150 INCH, 0.25 INCH PITCH, MO-137AE, QSOP-24
MAX7325AEG/V+	MAXIM	获取价格	I2C Port Expander with 8 Push-Pull and 8 Open-Drain I/Os
MAX7325AEG+	MAXIM	获取价格	I2C Port Expander with 8 Push-Pull and 8 Open-Drain I/Os
MAX7325AEG+T	MAXIM	获取价格	暂无描述

与MAX7324ATG+T相关文章

NE5532P芯片资料：引脚说明、电气参数及替换型号推荐
2024-06-13

1
解读MMBT5401数据手册：电气参数及替换型号推荐
2024-06-13

2
深入解读BAV70数据手册：特性、电气参数及替换型号推荐
2024-06-13

2
74HC595D芯片引脚图及功能、参数介绍、替代型号推荐
2024-06-13

2

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX7324ATG+T

MAX7324ATG+T 技术参数

MAX7324ATG+T 数据手册

与MAX7324ATG+T相关器件

与MAX7324ATG+T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX7324ATG+T

MAX7324ATG+T 技术参数

MAX7324ATG+T 数据手册

与MAX7324ATG+T相关器件

与MAX7324ATG+T相关文章

您还可以找

您在本页遇到什么问题？