MAX7324AEG

更新时间： 2024-02-25 13:40:32

品牌	Logo	应用领域
美信 - MAXIM		/
页数	文件大小	规格书
20页	262K
描述
I2C Port Expander with Eight Push-Pull Outputs and Eight Inputs

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX7324AEG 数据手册

I C Port Expander with Eight Push-Pull Outputs

and Eight Inputs

PORT AND INTERRUPT INT TIMING CHARACTERISTICS

(V+ = +1.71V to +5.5V, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T = +25°C.) (Note 1)

PARAMETER

Port-Output Data Valid

Port-Input Setup Time

Port-Input Hold Time

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

µs

≤ 100pF

PPV

PSU

µs

INT Input Data Valid Time

µs

INT Reset Delay Time from STOP

µs

INT Reset Delay Time from

Acknowledge

≤ 100pF

µs

TIMING CHARACTERISTICS

(V+ = +1.71V to +5.5V, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T = +25°C.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Serial-Clock Frequency

400

kHz

SCL

Bus Free Time Between a STOP

and a START Condition

1.3

0.6

µs

BUF

Hold Time (Repeated) START

Condition

HD,STA

Repeated START Condition

Setup Time

0.6

SU,STA

STOP Condition Setup Time

Data Hold Time

µs

SU,STO

(Note 2)

0.9

HD,DAT

Data Setup Time

100

1.3

0.7

SU,DAT

SCL Clock Low Period

SCL Clock High Period

LOW

HIGH

Rise Time of Both SDA and SCL

Signals, Receiving

20 +

0.1C

(Notes 3, 4)

300

250

Fall Time of Both SDA and SCL

Signals, Receiving

20 +

0.1C

20 +

Fall Time of SDA Transmitting

(Notes 3, 4)

(Note 5)

µs

F,TX

0.1C

Pulse Width of Spike Suppressed

Capacitive Load for Each Bus

Line

(Note 3)

400

RST Pulse Width

500

RST Rising to START Condition

Setup Time

RST

Note 1: All parameters are tested at T = +25°C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V of the SCL signal) to bridge

the undefined region of SCL’s falling edge.

Note 3: Guaranteed by design.

Note 4: C = total capacitance of one bus line in pF. t and t measured between 0.3 x V+ and 0.7 x V+. I ≤ 6mA.

SINK

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

_______________________________________________________________________________________

1 234 5 6 7...20

下载PDF

与MAX7324AEG相关器件

型号	品牌	描述	获取价格	数据表
MAX7324AEG+	MAXIM	暂无描述	获取价格
MAX7324AEG+T	MAXIM	Parallel I/O Port, 0 I/O, BICMOS, PDSO24, 0.150 INCH, 0.25 INCH PITCH, ROHS COMPLIANT, MO-	获取价格
MAX7324AEG-T	MAXIM	暂无描述	获取价格
MAX7324ATG	MAXIM	I2C Port Expander with Eight Push-Pull Outputs and Eight Inputs	获取价格
MAX7324ATG+	MAXIM	Parallel I/O Port, 0 I/O, BICMOS, 4 X 4 MM, 0.80 MM HEIGHT, LEAD FREE, MO-220WGGD-2, TQFN-	获取价格
MAX7324ATG+T	MAXIM	Parallel I/O Port, 16 I/O, BICMOS, TQFN-24	获取价格