Datasheet > MAX7321

MAX7321

更新时间： 2023-12-20 18:45:45

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
15页	967K
描述
I2C端口扩展器，具有8路漏极开路I/O

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX7321 数据手册

MAX7321

I C Port Expander with 8 Open-Drain I/Os

Port and Interrupt INT Timing Characteristics

(V+ = +1.71V to +5.5V, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T = +25°C.) (Note 1)

PARAMETER

Port Output Data Valid

Port Input Setup Time

Port Input Hold Time

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

µs

C ≤ 100pF

PPV

C ≤ 100pF

µs

PSU

C ≤ 100pF

µs

INT Input Data Valid Time

C ≤ 100pF

µs

INT Reset Delay Time from STOP

C ≤ 100pF

µs

INT Reset Delay Time from

C ≤ 100pF

µs

Acknowledge

Timing Characteristics

(V+ = +1.71V to +5.5V, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = +3.3V, T = +25°C.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Serial-Clock Frequency

400

kHz

SCL

Bus Free Time Between a STOP

and a START Condition

1.3

0.6

µs

BUF

Hold Time (Repeated) START

Condition

HD, STA

Repeated START Condition Setup

Time

0.6

SU, STA

STOP Condition Setup Time

Data Hold Time

µs

SU, STO

(Note 2)

0.9

HD, DAT

Data Setup Time

100

1.3

0.7

SU, DAT

SCL Clock Low Period

SCL Clock High Period

LOW

HIGH

Rise Time of Both SDA and SCL

Signals, Receiving

20 +

0.1C

(Notes 3, 4)

300

250

Fall Time of Both SDA and SCL

Signals, Receiving

20 +

0.1C

20 +

Fall Time of SDA, Transmitting

Pulse Width of Spike Suppressed

t ,

F TX

(Notes 3, 4)

(Note 5)

µs

0.1C

Capacitive Load for Each Bus

Line

(Note 3)

400

RST Pulse Width

500

RST Rising to START Condition

Setup Time

RST

Note 1: All parameters tested at T = +25°C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V of the SCL signal) in order to

bridge the undefined region of SCL’s falling edge.

Note 3: Guaranteed by design.

Note 4:

= total capacitance of one bus line in pF. I

≤ 6mA. t and t measured between 0.3 x V+ and 0.7 x V+.

SINK R F

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

Maxim Integrated

│ 3

www.maximintegrated.com

1 234 5 6 7...15

下载PDF

与MAX7321相关器件

型号	品牌	描述	获取价格	数据表
MAX7321AAP	MAXIM	I2C Port Expander with 8 Open-Drain I/Os	获取价格
MAX7321AEE	MAXIM	I2C Port Expander with 8 Open-Drain I/Os	获取价格
MAX7321AEE+	MAXIM	Parallel I/O Port, 1-Bit, 8 I/O, CMOS, PDSO16, 0.150 INCH, 0.025 INCH PITCH, ROHS COMPLIAN	获取价格
MAX7321AEE+T	MAXIM	暂无描述	获取价格
MAX7321AEE-T	MAXIM	暂无描述	获取价格
MAX7321ASE	MAXIM	I2C Port Expander with 8 Open-Drain I/Os	获取价格