5秒后页面跳转
M5-192/104-10VC PDF预览

M5-192/104-10VC

更新时间: 2024-02-02 07:43:15
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
47页 1092K
描述
Fifth Generation MACH Architecture

M5-192/104-10VC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
Reach Compliance Code:unknown风险等级:5.72
Is Samacsys:N其他特性:YES
最大时钟频率:83 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
JTAG BST:YES专用输入次数:
I/O 线路数量:104宏单元数:192
端子数量:144最高工作温度:85 °C
最低工作温度:-40 °C组织:0 DEDICATED INPUTS, 104 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP144,1.2SQ
封装形状:SQUARE封装形式:FLATPACK
电源:5 V可编程逻辑类型:EE PLD
传播延迟:16 ns认证状态:Not Qualified
子类别:Programmable Logic Devices最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:QUADBase Number Matches:1

M5-192/104-10VC 数据手册

 浏览型号M5-192/104-10VC的Datasheet PDF文件第1页浏览型号M5-192/104-10VC的Datasheet PDF文件第2页浏览型号M5-192/104-10VC的Datasheet PDF文件第4页浏览型号M5-192/104-10VC的Datasheet PDF文件第5页浏览型号M5-192/104-10VC的Datasheet PDF文件第6页浏览型号M5-192/104-10VC的Datasheet PDF文件第7页 
Table 2. MACH 5 Speed Grades  
1
Speed Grade  
-10  
Device  
-5  
-6  
-7  
C
-12  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
-15  
C, I  
C, I  
I
-20  
2
M5-128  
C, I  
I
I
M5-128/1  
M5LV-128  
M5-192/1  
C
C
C
C, I  
C,I  
C, I  
C
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
I
I
I
I
2
M5-256  
C, I  
M5-256/1  
M5LV-256  
M5-320  
C
C
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C
C
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
C, I  
I
I
I
I
I
I
M5LV-320  
M5-384  
C, I  
3
3
C
C, I  
C, I  
3
3
M5LV-384  
M5-512  
C
C, I  
C, I  
3
3
C
C, I  
C, I  
3
3
M5LV-512  
C
C, I  
C, I  
Note:  
1. C = Commercial grade, I = Industrial grade  
2. /1 version recommended for new designs  
3. Preliminary specificatons  
With Lattices unique hierarchical architecture, the MACH 5 family provides densities up to 512  
macrocells to support full system logic integration. Extensive routing resources ensure pinout  
®
retention as well as high utilization. It is ideal for PAL block device integration and a wide range  
of other applications including high-speed computing, low-power applications, communications,  
and embedded control. At each macrocell density point, Lattice offers several I/O and package  
options to meet a wide range of design needs (Table 3).  
1
Table 3. MACH 5 Package and I/O Options  
M5-128/1  
M5LV-128  
M5-256/1  
M5LV-256  
M5-320  
M5LV-320  
M5-384  
M5LV-384  
M5-512  
M5LV-512  
M5-192/1  
Supply Voltage  
100-pin TQFP  
100-pin PQFP  
144-pin TQFP  
144-pin PQFP  
160-pin PQFP  
208-pin PQFP  
240-pin PQFP  
256-ball BGA  
352-ball BGA  
5
3.3  
68, 74  
68*  
5
5
3.3  
68*, 74  
68  
5
3.3  
5
3.3  
5
3.3  
68  
68  
68  
68  
68*  
68*  
104  
104  
104  
120  
104*  
120  
104*  
120  
104*  
120  
104*  
120  
120*  
160  
120  
160  
120*  
160  
120  
160  
120*  
160  
120  
160  
160  
160  
184*  
192  
184*  
192*  
184*  
192*  
184*  
192*  
184*  
192*  
256  
184*  
192*  
256  
Note:  
1. The I/O options indicated with a “*are obsolete, please contact factory for more information.  
MACH 5 Family  
3

与M5-192/104-10VC相关器件

型号 品牌 描述 获取价格 数据表
M5-192/104-10VI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-10YC LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-10YI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12AC LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12AI LATTICE Fifth Generation MACH Architecture

获取价格

M5-192/104-12HC LATTICE Fifth Generation MACH Architecture

获取价格